{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:33:19Z","timestamp":1725409999134},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,11]]},"DOI":"10.1109\/ispacs.2012.6473601","type":"proceedings-article","created":{"date-parts":[[2013,3,20]],"date-time":"2013-03-20T14:50:57Z","timestamp":1363791057000},"page":"802-805","source":"Crossref","is-referenced-by-count":0,"title":["Boundary scan test solution for MorPACK platform"],"prefix":"10.1109","author":[{"given":"Chun-Ming","family":"Huang","sequence":"first","affiliation":[]},{"given":"Chih-Chyau","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Chien-Ming","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Chih-Hsing","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Chun-Chieh","family":"Chiu","sequence":"additional","affiliation":[]},{"given":"Yi-Jun","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chun-Chieh","family":"Chu","sequence":"additional","affiliation":[]},{"given":"Chun-Ping","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Wei-De","family":"Chien","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2005.1441383"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188260"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2022075"},{"journal-title":"TI Addressable Scan Ports - SN54ABT8996 and SN74ABT8996","year":"1996","key":"7"},{"journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"1990","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527823"},{"key":"4","first-page":"123","article-title":"An extension to JTAG for at-speed debug on a system","author":"van der logt","year":"2003","journal-title":"IEEE International Test Conference"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"8"}],"event":{"name":"2012 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS 2012)","start":{"date-parts":[[2012,11,4]]},"location":"Tamsui, New Taipei City, Taiwan","end":{"date-parts":[[2012,11,7]]}},"container-title":["2012 International Symposium on Intelligent Signal Processing and Communications Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6470430\/6473441\/06473601.pdf?arnumber=6473601","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:06:48Z","timestamp":1490206008000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6473601\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ispacs.2012.6473601","relation":{},"subject":[],"published":{"date-parts":[[2012,11]]}}}