{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T20:43:26Z","timestamp":1770324206419,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/ispacs.2018.8923168","type":"proceedings-article","created":{"date-parts":[[2019,12,6]],"date-time":"2019-12-06T01:46:00Z","timestamp":1575596760000},"page":"122-126","source":"Crossref","is-referenced-by-count":2,"title":["Current Pass Optimized-Symmetric Pass Gate Adiabatic Logic in Countermeasures against Power Analysis Attacks"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Koyasu","sequence":"first","affiliation":[]},{"given":"Yasuhuiro","family":"Takahashi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"149","article-title":"DPA-secured quasi-adiabatic logic (SQAL) for low-power passive RFID tags wmploying S-boxes","volume":"62","author":"avital","year":"2015","journal-title":"IEEE Circuits Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2013.04.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2016.08.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cds.2014.0150"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2012.2200399"},{"key":"ref7","first-page":"172","article-title":"An optimized s-box circuit architecture for low power aes design","author":"morioka","year":"2002","journal-title":"Proc of the CHES 2002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_19"},{"key":"ref1","first-page":"403","article-title":"A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power","author":"tiri","year":"2002","journal-title":"Proc 28th Eur Solid-State Circuits Conf ESSCIRC 2002"}],"event":{"name":"2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","location":"Ishigaki, Okinawa, Japan","start":{"date-parts":[[2018,11,27]]},"end":{"date-parts":[[2018,11,30]]}},"container-title":["2018 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8910142\/8923116\/08923168.pdf?arnumber=8923168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T23:33:15Z","timestamp":1580427195000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8923168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ispacs.2018.8923168","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}