{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:13:41Z","timestamp":1771024421732,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T00:00:00Z","timestamp":1637020800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T00:00:00Z","timestamp":1637020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,16]],"date-time":"2021-11-16T00:00:00Z","timestamp":1637020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,16]]},"DOI":"10.1109\/ispacs51563.2021.9651130","type":"proceedings-article","created":{"date-parts":[[2021,12,28]],"date-time":"2021-12-28T21:29:56Z","timestamp":1640726996000},"page":"1-2","source":"Crossref","is-referenced-by-count":9,"title":["Implement 32-bit RISC-V Architecture Processor using Verilog HDL"],"prefix":"10.1109","author":[{"given":"Jin-Yang","family":"Lai","sequence":"first","affiliation":[]},{"given":"Chiung-An","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shih-Lun","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chun-Yu","family":"Su","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.21236\/ADA605735"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2013-182"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS45839.2020.9068952"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISED.2017.8303926"}],"event":{"name":"2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","location":"Hualien City, Taiwan","start":{"date-parts":[[2021,11,16]]},"end":{"date-parts":[[2021,11,19]]}},"container-title":["2021 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9650918\/9650920\/09651130.pdf?arnumber=9651130","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T16:59:51Z","timestamp":1652201991000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9651130\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,16]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/ispacs51563.2021.9651130","relation":{},"subject":[],"published":{"date-parts":[[2021,11,16]]}}}