{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:43:35Z","timestamp":1771613015910,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,10]]},"DOI":"10.1109\/ispacs62486.2024.10868467","type":"proceedings-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T18:19:40Z","timestamp":1739297980000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A Neuron CMOS Type Full Subtractor with Floating Gate Calibration Circuit"],"prefix":"10.1109","author":[{"given":"Hirotaka","family":"Furukawa","sequence":"first","affiliation":[{"name":"Tokai University,Graduate School of Information and Telecommunication Engineering,Tokyo,Japan"}]},{"given":"Hisaya","family":"Sawada","sequence":"additional","affiliation":[{"name":"Tokai University,Graduate School of Information and Telecommunication Engineering,Tokyo,Japan"}]},{"given":"Naruaki","family":"Hokari","sequence":"additional","affiliation":[{"name":"Tokai University,Graduate School of Information and Telecommunication Engineering,Tokyo,Japan"}]},{"given":"Tatsuya","family":"Hasegawa","sequence":"additional","affiliation":[{"name":"Tokai University,Graduate School of Information and Telecommunication Engineering,Tokyo,Japan"}]},{"given":"Daishi","family":"Nishiguchi","sequence":"additional","affiliation":[{"name":"Research Institute of Science and Technology Tokai University,Kumamoto,Japan"}]},{"given":"Fukuhara","family":"Masaaki","sequence":"additional","affiliation":[{"name":"Tokai University,Department of Information and Telecommunication Engineering,Tokyo,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/16.210207"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.718600"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APCIP.2009.103"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1541\/ieejeiss.136.36"},{"issue":"4","key":"ref7","first-page":"129","article-title":"An Electronic Neuron using Interconnect Capacitance and Applied to a Variable Logic Circuit","volume":"J105-C","author":"Nishiguchi","year":"2022","journal-title":"IEICE Trans. Electronics.(Japanese Edition)"},{"key":"ref8","volume-title":"A Neuron CMOS Type Full Adder with Floating Gate Calibration Circuit","author":"Furukawa"}],"event":{"name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","location":"Kaohsiung, Taiwan","start":{"date-parts":[[2024,12,10]]},"end":{"date-parts":[[2024,12,13]]}},"container-title":["2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10867836\/10865985\/10868467.pdf?arnumber=10868467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T06:52:19Z","timestamp":1739343139000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10868467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,10]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ispacs62486.2024.10868467","relation":{},"subject":[],"published":{"date-parts":[[2024,12,10]]}}}