{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T19:08:28Z","timestamp":1771614508179,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,10]],"date-time":"2024-12-10T00:00:00Z","timestamp":1733788800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004721","name":"University of Tokyo","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,10]]},"DOI":"10.1109\/ispacs62486.2024.10868561","type":"proceedings-article","created":{"date-parts":[[2025,2,11]],"date-time":"2025-02-11T18:19:40Z","timestamp":1739297980000},"page":"1-5","source":"Crossref","is-referenced-by-count":5,"title":["Evaluation of Computational Cost and Result Accuracy in Design and Efficient Implementation of Log-Mel Spectrogram and MFCC Feature Extraction Using Fixed-Point Arithmetic on FPGA"],"prefix":"10.1109","author":[{"given":"Chenyu","family":"Zhao","sequence":"first","affiliation":[{"name":"Hokkaido University,Graduate School of Information Science and Technology"}]},{"given":"Naoya","family":"Yamamura","sequence":"additional","affiliation":[{"name":"Hokkaido University,Graduate School of Information Science and Technology"}]},{"given":"Hiroshi","family":"Tsutsui","sequence":"additional","affiliation":[{"name":"Hokkaido University,Faculty of Information Science and Technology"}]},{"given":"Takeo","family":"Ohgane","sequence":"additional","affiliation":[{"name":"Hokkaido University,Faculty of Information Science and Technology"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.25080\/majora-7b98e3ed-003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3223444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CCECE.1995.526613"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/9780470546475"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1999.758101"},{"issue":"94720-1776","key":"ref6","first-page":"11","article-title":"IEEE standard 754 for binary floating-point arithmetic","volume":"754","author":"Kahan","year":"1996","journal-title":"Lecture Notes on the Status of IEEE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.612211"}],"event":{"name":"2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)","location":"Kaohsiung, Taiwan","start":{"date-parts":[[2024,12,10]]},"end":{"date-parts":[[2024,12,13]]}},"container-title":["2024 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10867836\/10865985\/10868561.pdf?arnumber=10868561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T06:57:11Z","timestamp":1739343431000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10868561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ispacs62486.2024.10868561","relation":{},"subject":[],"published":{"date-parts":[[2024,12,10]]}}}