{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:18:55Z","timestamp":1729635535343,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispan.2002.1004267","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"99-104","source":"Crossref","is-referenced-by-count":0,"title":["A new approach to constructing optimal prefix circuits with small depth"],"prefix":"10.1109","author":[{"family":"Yen-Chun Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jun-Wei Hsiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"33","article-title":"Optimal parallel prefix circuits with fan-out 2 and corresponding parallel algorithms","volume":"7","author":"lin","year":"1999","journal-title":"Neural Parallel & Scientific Computations"},{"key":"ref11","first-page":"74","article-title":"Depth-size optimal parallel prefix circuits with fan-out 4 and small depth","author":"lin","year":"2001","journal-title":"Proc Int Conf on Parallel and Distributed Computing Applications and Technologies"},{"key":"ref12","first-page":"-313c","article-title":"Constructing optimal parallel prefix circuits","author":"lin","year":"1999","journal-title":"Proc National Computer Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0020-0190(99)00058-7"},{"key":"ref14","first-page":"312","article-title":"Optimal parallel prefix circuits with fan-out at most 4","author":"lin","year":"1998","journal-title":"Proc 2nd IASTED Int Conf on Parallel and Distributed Computing and Networks"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008147229964"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90003-9"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.544482"},{"journal-title":"Principles of CMOS VLSI Design A System Perspective","year":"1993","author":"weste","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675982"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.42122"},{"journal-title":"Constructing Depth-Size Opimal Parallel Prefix Circuit Z4","year":"2001","author":"chen","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF00127876"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676655"},{"journal-title":"Parallel Computation Models and Methods","year":"1997","author":"akl","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1093\/oso\/9780195088496.001.0001","author":"lakshmivarahan","year":"1994","journal-title":"Parallel Computing Using the Prefix Problem"}],"event":{"name":"2002 International Symposium on Parallel Architectures, Algorithms, and Networks","acronym":"OSPAN-02","location":"Makati City, Metro Manila, Philippines"},"container-title":["Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7867\/21662\/01004267.pdf?arnumber=1004267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T05:31:50Z","timestamp":1623130310000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/ispan.2002.1004267","relation":{},"subject":[]}}