{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:10:48Z","timestamp":1755997848262},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispan.2002.1004268","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"105-110","source":"Crossref","is-referenced-by-count":7,"title":["Buffer cache management: predicting the future from the past"],"prefix":"10.1109","author":[{"family":"Jinhyuk Yoon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sang Lyul Min","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yookun Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"439","article-title":"2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm","author":"johnson","year":"1994","journal-title":"Proceedings of the 20th International Conference on VLDB"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/258612.258681"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/12.144619"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TC.2001.970573"},{"key":"ref5","first-page":"119","article-title":"A Low-Overhead High-Performance Unified Buffer Management Scheme that Exploits Sequential and Looping References","author":"kim","year":"2000","journal-title":"Proceedings of the 4th USENIX Symposium on Operating Systems Design and Implementation"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/224056.224064"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/170035.170081"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1049\/el:20000015"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/301453.301486"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/121132.121164"}],"event":{"acronym":"OSPAN-02","name":"2002 International Symposium on Parallel Architectures, Algorithms, and Networks","location":"Makati City, Metro Manila, Philippines"},"container-title":["Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7867\/21662\/01004268.pdf?arnumber=1004268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T13:23:30Z","timestamp":1489152210000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/ispan.2002.1004268","relation":{},"subject":[]}}