{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T05:34:06Z","timestamp":1734068046775,"version":"3.30.2"},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispan.2002.1004282","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"199-204","source":"Crossref","is-referenced-by-count":0,"title":["Compiler processor tradeoffs for DISVLIW architecture"],"prefix":"10.1109","author":[{"family":"Sunghyun Jee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Palaniappan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476828"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/71.285612"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476828"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/AISPAS.1997.581630"},{"key":"ref14","first-page":"623","article-title":"Hybrid processor based on VLIW and PN-Superscalar","author":"okamoto","year":"1996","journal-title":"Proc DPTA 96 International Conference"},{"key":"ref15","article-title":"Performance analysis of caching instructions on SVLIW processor and VLIW processor","volume":"1","author":"jee","year":"1997","journal-title":"J IEEE Korea council"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.621209"},{"journal-title":"MIPS Computer Systems","article-title":"MIPS R4000 Microprocessor User's Manual","year":"1991","key":"ref17"},{"key":"ref18","first-page":"138","article-title":"Dynamically scheduled VLIW processors","author":"rau","year":"1997","journal-title":"the 26th Annual International Symposium on Microarchitecture"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.50"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.372029"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.628399"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1984.1659185"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.621210"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675827"},{"journal-title":"Computer Architecture","year":"1995","author":"flynn","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1145\/223982.225965","article-title":"A comparison of full and partial predicated execution support for ILP processors","author":"mahlke","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref1","first-page":"10","article-title":"21st-century microprocessors","author":"sakamura","year":"2000","journal-title":"IEEE Micro"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.2000.1661"},{"key":"ref22","first-page":"240","author":"patterson","year":"1996","journal-title":"Computer Architecture A Quantitative Approach 2nd Edition"},{"key":"ref21","article-title":"A Design of a Processor Architecture for Codes with Explicit data Dependencies","author":"jee","year":"2001","journal-title":"Proc tenth SIAM Conference on Parallel Processing for Scientific Computing 2001"},{"journal-title":"Itanium Processor Michroarchitecture Reference for Software Optimization","year":"2000","key":"ref24"},{"key":"ref23","article-title":"IA-64 Architecture Software Developer's Manual","volume":"i","year":"2000","journal-title":"IA-64 Application Architecture Revision 1 1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/508791.508967"},{"key":"ref25","article-title":"Dynamically Scheduling VLIW Instructions with Dependency Information","author":"jee","year":"2002","journal-title":"the 6th Workshop on Interaction between Compilers and Computer Architectures"}],"event":{"name":"2002 International Symposium on Parallel Architectures, Algorithms, and Networks","acronym":"OSPAN-02","location":"Makati City, Metro Manila, Philippines"},"container-title":["Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7867\/21662\/01004282.pdf?arnumber=1004282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T02:15:32Z","timestamp":1734056132000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ispan.2002.1004282","relation":{},"subject":[]}}