{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:23:34Z","timestamp":1729628614412,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispan.2002.1004294","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"275-280","source":"Crossref","is-referenced-by-count":0,"title":["Advanced Baseline: a new MIN with fault-tolerance characteristic"],"prefix":"10.1109","author":[{"family":"Tao Liu","sequence":"first","affiliation":[]},{"family":"Qiuyang Li","sequence":"additional","affiliation":[]},{"family":"Yulu Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"91","article-title":"The influence of technology on the choice of a multiprocessor Interconnection Network","author":"engels","year":"1990","journal-title":"Proceedings of the Second Workshop on Parallel and Distributed Processing"},{"key":"ref3","first-page":"123","article-title":"Research on Multistage Interconnection Network","author":"hou","year":"2000","journal-title":"Proceedings of 2000 National Annual Conference on Computer Architecture by China Computer Federation"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676021"},{"key":"ref6","first-page":"55","article-title":"Survey report on high performance switches","author":"amano","year":"2000","journal-title":"The annual report from Advanced Information Technology Center"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1953.tb01433.x"},{"journal-title":"Advanced Computer Architecture Parallelism Scalability Programmability","year":"1993","author":"hwang","key":"ref5"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TC.1980.1675651","article-title":"On a Class of Multistage interconnection networks","volume":"c 29","author":"wu","year":"1980","journal-title":"IEEE Trans On Comput"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/800094.803052"},{"key":"ref2","first-page":"1145","article-title":"Access and Alignment of Data in an Array Processor","volume":"24","author":"duncan","year":"1980","journal-title":"IEEE Trans on Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675778"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675775"}],"event":{"name":"2002 International Symposium on Parallel Architectures, Algorithms, and Networks","acronym":"OSPAN-02","location":"Makati City, Metro Manila, Philippines"},"container-title":["Proceedings International Symposium on Parallel Architectures, Algorithms and Networks. I-SPAN'02"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7867\/21662\/01004294.pdf?arnumber=1004294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:38:53Z","timestamp":1497566333000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ispan.2002.1004294","relation":{},"subject":[]}}