{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:52:39Z","timestamp":1742403159380},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2003.1190227","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T14:56:02Z","timestamp":1065020162000},"page":"1-10","source":"Crossref","is-referenced-by-count":10,"title":["Integrating complete-system and user-level performance\/power simulators: the SimWattch approach"],"prefix":"10.1109","author":[{"family":"Jianwei Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Dubois","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Stenstrom","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995705"},{"article-title":"Using Complete Machine Simulation to Understand Computer System Behavior","year":"1998","author":"herrod","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945407"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref17","first-page":"119","article-title":"SimICS\/sun4m: A Virtual Workstation","author":"magnusson","year":"1998","journal-title":"Proc USENIX Annual Technical Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"ref19","first-page":"145","article-title":"Contrasting Characteristics and Cache Performance Technical and Multi-User Commercial Workload","author":"maynard","year":"1994","journal-title":"Proc ASP-LOS '94"},{"key":"ref28","first-page":"95","article-title":"Energy-driven integrated hardware-software optimizations using SimplePower","author":"vijaykrishnan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694758"},{"key":"ref6","first-page":"90","article-title":"Architectural Level Power\/Performance Optimization and Dynamic Power Estimation","author":"cai","year":"1999","journal-title":"Proc Cool Chips Tutorial in conjunction with MICR032"},{"key":"ref29","first-page":"16","article-title":"Alpha Processors: A History of Power Issues and A Look to the Future","author":"wilcox","year":"1999","journal-title":"Cool Chips Tutorial in Conjunction with MICRO-32"},{"key":"ref5","article-title":"The SimpleScalar Tool Set, Ver sian 2.0","author":"burger","year":"1997","journal-title":"University of Wisconsin-Madison Computer Sciences Department Technical Report #1342"},{"key":"ref8","article-title":"Shade: A Fast Instruction-Set Simulator for Execution Profiling","author":"cmelik","year":"1993","journal-title":"Sun Microsystems Labs Technical Report TR-93-12"},{"key":"ref7","article-title":"Precise and Accurate Processor Simulations","author":"cain","year":"2002","journal-title":"Fifth Workshop on Computer Architecture Evaluation using Commercial Workloads HPCA-8"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"journal-title":"SPEC 95 SPEC JVM98","year":"0","key":"ref24"},{"journal-title":"SPARC International","article-title":"The SPARC Architecture Version 9","year":"1992","key":"ref23"},{"journal-title":"TPC Benchmark B (Online Transaction Processing) Standard Specification","year":"1990","key":"ref26"},{"key":"ref25","article-title":"A Survey of Simulation Tools for CAP Project Phase III","author":"strazdins","year":"2000","journal-title":"Technical Report"}],"event":{"name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS","acronym":"ISPASS-03","location":"Austin, TX, USA"},"container-title":["2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8467\/26677\/01190227.pdf?arnumber=1190227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:39:54Z","timestamp":1489444794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1190227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ispass.2003.1190227","relation":{},"subject":[]}}