{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:05:54Z","timestamp":1730275554730,"version":"3.28.0"},"reference-count":47,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ispass.2003.1190228","type":"proceedings-article","created":{"date-parts":[[2003,10,1]],"date-time":"2003-10-01T10:56:02Z","timestamp":1065005762000},"page":"11-21","source":"Crossref","is-referenced-by-count":2,"title":["Inferno: a functional simulation infrastructure for modeling microarchitectural data speculations"],"prefix":"10.1109","author":[{"given":"Hong","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Manor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"LaFollette","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Nesher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ku-jei King","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807576"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref33","article-title":"Basic Architecture, Volume 2: Instruction Set Reference, Volume 3. System Programming Guide","volume":"1","year":"0","journal-title":"IA-32 Intel Architecture Software Developer's Manual"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/40.491458"},{"key":"ref31","article-title":"Itanium 2 Arrives with a Benchmarking Bang","author":"krewell","year":"2002","journal-title":"Microprocessor Report"},{"key":"ref30","doi-asserted-by":"crossref","DOI":"10.1109\/40.877948","article-title":"ltanium Processor Microarchitecture","author":"sharangpani","year":"2000","journal-title":"IEEE Micro"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"ref36","article-title":"Functional Model API Specification (rev 1.0). Context Calculus API Specification (rev 1)","author":"wang","year":"1998","journal-title":"Intel Internal Document"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1984.5010248"},{"key":"ref34","article-title":"rev. 2.0, Application Architecture. Volume 2. System Architecture, Volume 3. Instruction Set. Reference","volume":"1","year":"0","journal-title":"Intel Itanium Architecture Software Developer s Manual"},{"journal-title":"NSF Computer Performance Evaluation Workshop Summary and Action Items","year":"2001","author":"martonosi","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"journal-title":"A Discipline of Programming","year":"1976","author":"dijkstra","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/361598.361623"},{"journal-title":"Designing Object-Oriented Software","year":"1990","author":"wirfs-brock","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.161279"},{"key":"ref15","article-title":"SoftSDV: A Pre-silicon Software Development Environment for the IA-64 Architecture","volume":"q4","author":"uhlig","year":"1999","journal-title":"Intel Technology Journal"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref17","first-page":"68","article-title":"Embra: Fast and Flexible Machine Simulation","author":"witchel","year":"1996","journal-title":"Proceedings of ACM Conference on Measurement and Modeling of Computer Systems (SIGMETRICS)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244806"},{"key":"ref28","article-title":"Precise and Accurate Processor Simulator","author":"cain","year":"2002","journal-title":"Proceedings of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads"},{"key":"ref4","article-title":"Dynamic Speculative Precomputation","author":"collins","year":"2001","journal-title":"MICRO-34"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512544"},{"key":"ref29","article-title":"An Overview of the Intel IA-64 Compiler","volume":"q4","author":"dulong","year":"1999","journal-title":"Intel Technology Journal"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref8","article-title":"Speculative precomputation: exploring use of multithreading technology for latency","volume":"6","author":"wang","year":"2002","journal-title":"Intel Technology Journal"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref9","article-title":"Memory latency-tolerance approaches for ltanium processors: out-of-order execution vs. speculative precomputation","author":"wang","year":"2002","journal-title":"Proceedings of the 8th IEEE HPCA"},{"key":"ref1","article-title":"The Microarchitecture of Pentium® 4 Procressor","volume":"q1","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref46","article-title":"Speculative Precomputation on Chip Multiprocessors","author":"brown","year":"2002","journal-title":"6th Workshop on Multithreaded Execution Architecture and Compilation (MTEAC-6) in conjunction with Micro-35"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291063"},{"key":"ref45","article-title":"Mesocode: Optimizations for Improving Fetch Bandwidth of Itanium Processors","author":"eng","year":"2002","journal-title":"Workshop on Complexity-effective Design (WCED-2002) in conjunction with ISCA-29"},{"key":"ref22","article-title":"SimlCS\/sun4m: A Virtual Workstation","author":"magnusson","year":"1998","journal-title":"Proceedings of the 1998 USENIX Annual Technical Conference"},{"key":"ref47","article-title":"Prescient Instruction Prefetch","author":"aamodt","year":"2002","journal-title":"6th Workshop on Multithreaded Execution Architecture and Compilation (MTEAC-6) in conjunction with Micro-35"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/244804.244807"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903248"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842276"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/INTERA.2002.995843"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44520-X_139"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"}],"event":{"name":"2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS","start":{"date-parts":[[2003,3,6]]},"location":"Austin, TX, USA","end":{"date-parts":[[2003,3,8]]}},"container-title":["2003 IEEE International Symposium on Performance Analysis of Systems and Software. ISPASS 2003."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8467\/26677\/01190228.pdf?arnumber=1190228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T20:04:20Z","timestamp":1644609860000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1190228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/ispass.2003.1190228","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}