{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T13:53:07Z","timestamp":1773323587722,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2004.1291355","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"45-56","source":"Crossref","is-referenced-by-count":46,"title":["A co-phase matrix to guide simultaneous multithreading simulation"],"prefix":"10.1109","author":[{"given":"M.","family":"Van Biesbrouck","sequence":"first","affiliation":[]},{"given":"T.","family":"Sherwood","sequence":"additional","affiliation":[]},{"given":"B.","family":"Calder","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/232973.232993","article-title":"Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"ISCA"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/859654.859657"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"2","article-title":"Network-oriented full-system simulation using M5","author":"binkert","year":"2003","journal-title":"Workshop on Computer Architecture Evaluation using Commercial Workloads (CAECW)"},{"key":"1","article-title":"Comparing program phase detection techniques","author":"smith","year":"2003","journal-title":"36th International Symposium on Microarchitecture"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"7","article-title":"Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream","author":"lafage","year":"2000","journal-title":"Workload Characterization of Emerging Applications Kluwer Academic Publishers"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/ISPASS.2003.1190246","article-title":"Memory reference reuse latency: Accelerated sampled microarchitecture simulation","author":"haskins","year":"2003","journal-title":"Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955000"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237998"},{"key":"8","article-title":"Thread-sensitive scheduling for SMT processors","author":"parekh","year":"2000","journal-title":"Technical Report"}],"event":{"name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","location":"Austin, TX, USA"},"container-title":["IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9067\/28758\/01291355.pdf?arnumber=1291355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T16:37:59Z","timestamp":1705163879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1291355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ispass.2004.1291355","relation":{},"subject":[]}}