{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:31Z","timestamp":1772724811956,"version":"3.50.1"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2004.1291358","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"78-88","source":"Crossref","is-referenced-by-count":12,"title":["Dynamically reducing pressure on the physical register file through simple register sharing"],"prefix":"10.1109","author":[{"family":"Liem Tran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fung Ngai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dropsho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552666"},{"key":"22","first-page":"137","article-title":"Two-level hierarchical register file organization for VLIW processors","author":"zalamea","year":"2000","journal-title":"International Symposium on Microarchitecture"},{"key":"17","article-title":"Dynamic register sharing for register pressure reduction: Design issues and considerations","author":"tran","year":"2004","journal-title":"Technical Report"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"18","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/40.877952"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377859"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645804"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106814"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253201"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"7","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"4","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"}],"event":{"name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","location":"Austin, TX, USA"},"container-title":["IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9067\/28758\/01291358.pdf?arnumber=1291358","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T14:46:42Z","timestamp":1734446802000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1291358\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/ispass.2004.1291358","relation":{},"subject":[]}}