{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:13:48Z","timestamp":1725444828834},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2004.1291370","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"170-170","source":"Crossref","is-referenced-by-count":0,"title":["Efficient architectural design of high performance microprocessors"],"prefix":"10.1109","author":[{"given":"L.","family":"Eeckhout","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004","location":"Austin, TX, USA"},"container-title":["IEEE International Symposium on - ISPASS Performance Analysis of Systems and Software, 2004"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9067\/28758\/01291370.pdf?arnumber=1291370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:49:35Z","timestamp":1489416575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1291370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/ispass.2004.1291370","relation":{},"subject":[]}}