{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:49:19Z","timestamp":1742384959778},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/ispass.2005.1430561","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T15:07:52Z","timestamp":1216393672000},"page":"78-88","source":"Crossref","is-referenced-by-count":22,"title":["Intrinsic Checkpointing: A Methodology for Decreasing Simulation Time Through Binary Modification"],"prefix":"10.1109","author":[{"given":"J.","family":"Ringenberg","sequence":"first","affiliation":[]},{"given":"C.","family":"Pelosi","sequence":"additional","affiliation":[]},{"given":"D.","family":"Oehmke","sequence":"additional","affiliation":[]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"journal-title":"Alpha 21264 Microprocessor Hardware Reference Manual","year":"1999","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/ISPASS.2003.1190246","article-title":"Memory reference reuse latency: Accelerated sampled microarchitecture simulation","author":"haskins","year":"2003","journal-title":"Proc 2003 IEEE Int l Symp Performance Analysis of Software and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178050"},{"key":"1","article-title":"Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research","author":"kleinosowski","year":"2000","journal-title":"Proc Workshop Workload Characterization Int l Conf Computer Design"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/12.689650"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/INTERA.2004.1299511"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1054907.1054913"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.286300"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/107971.107981"}],"event":{"name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","start":{"date-parts":[[2005,3,20]]},"location":"Austin, TX, USA","end":{"date-parts":[[2005,3,22]]}},"container-title":["IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9783\/30850\/01430561.pdf?arnumber=1430561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:01:41Z","timestamp":1497780101000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1430561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ispass.2005.1430561","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}