{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T13:58:37Z","timestamp":1773323917585,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/ispass.2005.1430562","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"89-99","source":"Crossref","is-referenced-by-count":38,"title":["Enhancing Multiprocessor Architecture Simulation Speed Using Matched-Pair Comparison"],"prefix":"10.1109","author":[{"given":"M.","family":"Ekman","sequence":"first","affiliation":[]},{"given":"P.","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"17","article-title":"Introduction to throughput computing","year":"2003","journal-title":"Technical White Paper"},{"key":"18","article-title":"Mathematical statistics with applications","author":"wackerly","year":"2002","journal-title":"Duxbury Advanced Series"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"13","article-title":"Pinpointing representative portions of large Intel\ufffd Itanium\ufffd programs with dynamic instrumentation","author":"paul","year":"2004","journal-title":"Proc 36th Int Symp Micro-Architecture"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"12","article-title":"RSIM reference manual, version 1.0","author":"pai","year":"1997","journal-title":"Technical Report 9705 Rice University Department of Electrical and Computer Engineering"},{"key":"21","article-title":"An evaluation of stratified sampling of microarchitecture simulations","author":"wunderlich","year":"2004","journal-title":"Workshop on Duplicating Deconstructing and Debunking (WDDD) in Conjunction with ISCA"},{"key":"3","article-title":"A co-phase matrix to guide simultaneous multithreading simulation","author":"van biesbrouck","year":"2004","journal-title":"Proc IEEE Int Symp Performance Analysis of Systems and Software (ISPASS)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"2","doi-asserted-by":"crossref","DOI":"10.1145\/633625.52409","article-title":"On the inclusion properties for multi-level cache hierarchies","author":"baer","year":"1988","journal-title":"Proceedings of the 15th Annual International Symposium on Computer Architecture"},{"key":"1","article-title":"Variability in architectural simulations of multi-threaded workloads","author":"alameldeen","year":"2003","journal-title":"Proceedings of the 9th Annual International Symposium on High-performance Computer Architecture (HPCA-9)"},{"key":"10","first-page":"119","article-title":"SimICS\/sun4m: A virtual workstation","author":"magnusson","year":"1998","journal-title":"Proceedings of USENIX Annual Technical Conference"},{"key":"7","article-title":"iPART: An automated phase analysis and recognition tool","author":"davies","year":"2004","journal-title":"Microprocessor Research Labs - Intel Corporation"},{"key":"6","article-title":"Sampling techniques","author":"cochran","year":"1977","journal-title":"Wiley & Sons"},{"key":"5","article-title":"Direct SMARTS: Accelerating microarchitectural simulation through direct execution","author":"chen","year":"2004","journal-title":"Technical Report #2004-01 Computer Architecture Lab at Carnegie Mellon"},{"key":"4","article-title":"SimWattch: An approach to integrate complete-system with user-level performance\/ power simulators","author":"chen","year":"2003","journal-title":"Proc IEEE Int Symp Performance Analysis of Systems and Software (ISPASS)"},{"key":"9","article-title":"Efficiently evaluating speedup using sampled processor simulation","volume":"3","author":"luo","year":"2004","journal-title":"Computer Architecture Letters"},{"key":"8","article-title":"POWER4 system microarchitecture","year":"2001","journal-title":"Technical White Paper"}],"event":{"name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","location":"Austin, TX, USA","start":{"date-parts":[[2005,3,20]]},"end":{"date-parts":[[2005,3,22]]}},"container-title":["IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9783\/30850\/01430562.pdf?arnumber=1430562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T03:06:14Z","timestamp":1684465574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1430562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ispass.2005.1430562","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}