{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:55:27Z","timestamp":1747810527889},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/ispass.2005.1430566","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T11:07:52Z","timestamp":1216379272000},"page":"112-123","source":"Crossref","is-referenced-by-count":17,"title":["Partitioning Multi-Threaded Processors with a Large Number of Threads"],"prefix":"10.1109","author":[{"given":"A.","family":"El-Moursy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.H.","family":"Albonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dwarkadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1998.669992"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"15","first-page":"199","article-title":"Exploring the design space of future CMPs","author":"huh","year":"2001","journal-title":"Proc 11th Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303010"},{"journal-title":"IA-32 Intel Architecture Optimization Reference Manual","year":"2004","author":"corporation","key":"12"},{"key":"21","first-page":"164","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"International Symposium on Performance Analysis of Systems and Software"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006254"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"23","article-title":"IBM weaves multithreading into Power5","author":"merritt","year":"2003","journal-title":"EE Times"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237998"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782820"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"28","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"29","first-page":"26","article-title":"Initial observations of the simultaneous multithreading pentium 4 processor","author":"tuck","year":"2003","journal-title":"Proceedings of the 12th Annual International Symposium on Parallel Architectures and Compilation Techniques"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253206"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781165"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991129"},{"key":"7","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859649"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"5","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"31","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"4","first-page":"337","article-title":"Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors","author":"baniasadi","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"9","first-page":"132","article-title":"Dynamic cluster assignment mechanisms","author":"canal","year":"2000","journal-title":"Proc 7th Int l Symp High-Performance Computer Architecture"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"}],"event":{"name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","start":{"date-parts":[[2005,3,20]]},"location":"Austin, TX, USA","end":{"date-parts":[[2005,3,22]]}},"container-title":["IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9783\/30850\/01430566.pdf?arnumber=1430566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T03:06:17Z","timestamp":1684465577000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1430566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ispass.2005.1430566","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}