{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T07:28:26Z","timestamp":1765438106830,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2005]]},"DOI":"10.1109\/ispass.2005.1430567","type":"proceedings-article","created":{"date-parts":[[2008,7,18]],"date-time":"2008-07-18T15:07:52Z","timestamp":1216393672000},"page":"124-134","source":"Crossref","is-referenced-by-count":28,"title":["Power-Performance Implications of Thread-level Parallelism on Chip Multiprocessors"],"prefix":"10.1109","author":[{"family":"Jian Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.F.","family":"Martinez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"19"},{"key":"35","article-title":"Power efficient cache coherence","author":"saldanha","year":"2001","journal-title":"Workshop on Memory Performance Issues"},{"key":"17","first-page":"199","article-title":"Exploring the design space of future CMPs","author":"huh","year":"2001","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"key":"36","first-page":"196","article-title":"Comparing the energy efficiency of CMP and SMT architectures for multimedia workloads","author":"sasanka","year":"2004","journal-title":"International Conference on Supercomputing"},{"journal-title":"Intel Pentium M Processor on 90nm Process with 2-MB L2 Cache Datasheet","year":"2004","key":"18"},{"key":"33","article-title":"Load balancing and unbalancing for power and performance in cluster-based systems","author":"pinheiro","year":"2001","journal-title":"Workshop on compilers and operating systems for low power"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2003","author":"hennessy","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2003.1190238"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349339"},{"key":"39","article-title":"Microprocessors: Bypass the power wall","author":"weiser","year":"2004","journal-title":"Intel Academic Forum"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347928"},{"key":"14","article-title":"Managing the impact of increasing microprocessor power consumption","author":"gunther","year":"2001","journal-title":"Intel Technology Journal"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878286"},{"key":"11","article-title":"Energy consevation policies for web servers","author":"elnozahy","year":"2003","journal-title":"USENIX Symposium on Internet Technologies and Systems"},{"key":"38","article-title":"Temperature-aware microarchitecture: Extended discussion and results","volume":"cs 2003 8","author":"skadron","year":"2003","journal-title":"Technical Report"},{"key":"12","article-title":"Design choices for thermal control in dual-core processors","author":"ghiasi","year":"2004","journal-title":"Workshop on Complexity-Effective Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269048"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012715"},{"key":"41","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502254"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"24","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"International Symposium on Microarchitecture"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"26","first-page":"14","article-title":"The thrifty barrier: Energy-aware synchronization in shared-memory multiprocessors","author":"li","year":"2004","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"27","article-title":"Performance, energy, and temperature considerations for SMT and CMP architectures","author":"li","year":"2005","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349305"},{"key":"29","article-title":"Thermal management of CPUs: A perspective on trends, needs and opportunities","author":"majan","year":"2002","journal-title":"Proc 5th Int Workshop Thermal Investigation ICs Syst"},{"key":"3","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"10","first-page":"179","article-title":"Energy-efficient server clusters","author":"elnozahy","year":"2002","journal-title":"Proc Workshop Power-Aware Computer Systems"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.45"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"7"},{"journal-title":"Alpha 21264 Microprocessor Hardware Reference Manual","year":"1999","key":"6"},{"journal-title":"VLSI Digital Signal Processing Systems","year":"1999","author":"parhi","key":"32"},{"key":"5","article-title":"Thermal-effective clustered microarchitectures","author":"chaparro","year":"2004","journal-title":"Workshop on Temperature-Aware Computer Systems"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/2.917539"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240600"},{"key":"8","article-title":"Temperature-aware design issues for SMT and CMP architectures","author":"donald","year":"2004","journal-title":"Workshop on Complexity-Effective Design"}],"event":{"name":"IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005.","start":{"date-parts":[[2005,3,20]]},"location":"Austin, TX, USA","end":{"date-parts":[[2005,3,22]]}},"container-title":["IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9783\/30850\/01430567.pdf?arnumber=1430567","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,19]],"date-time":"2023-05-19T07:06:22Z","timestamp":1684479982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1430567\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/ispass.2005.1430567","relation":{},"subject":[],"published":{"date-parts":[[2005]]}}}