{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:27:55Z","timestamp":1725571675338},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2006.1620792","type":"proceedings-article","created":{"date-parts":[[2006,4,28]],"date-time":"2006-04-28T07:05:46Z","timestamp":1146207946000},"page":"80-88","source":"Crossref","is-referenced-by-count":1,"title":["Comparing simulation techniques for microarchitecture-aware floorplanning"],"prefix":"10.1109","author":[{"given":"V.","family":"Nookala","sequence":"first","affiliation":[]},{"family":"Ying Chen","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Lilja","sequence":"additional","affiliation":[]},{"given":"S.S.","family":"Sapatnekar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/ICCD.2001.955047"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1145\/605397.605403"},{"key":"18","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/L-CA.2002.8"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1145\/859626.859629"},{"year":"1997","author":"burger","journal-title":"The SimpleScalar tool set version 2 0","key":"13"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/HPCA.2003.1183546"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/1065579.1065731"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1007\/978-1-4615-2351-2"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/5.920581"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1145\/996566.996742"},{"key":"22","first-page":"634","article-title":"Profile-guided microarchitectural floorplanning for deep submicron processor design","author":"ekpanyapong","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/ASPDAC.2005.1466114"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/DAC.2003.1218774"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.2307\/2332195"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/PACT.2001.953284"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/ISPASS.2000.842273"},{"key":"28","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1145\/774572.774609"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/774572.774612"},{"year":"1991","author":"montgomery","journal-title":"Design and Analysis of Experiments","key":"10"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ASIC.2000.880670"},{"key":"7","first-page":"266","article-title":"Characterizing and comparing prevailing simulation techniques","author":"yi","year":"2005","journal-title":"Proc ACM HPCA"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/2.869367"},{"key":"5","first-page":"152","article-title":"Methodologies and tools for pipelined on-chip interconnect","author":"scheffer","year":"2002","journal-title":"Proc IEEE ICCD"},{"key":"4","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ISCA.1990.134547"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ICCD.2002.1106814"}],"event":{"name":"2006 IEEE International Symposium on Performance Analysis of Systems and Software","location":"Austin, TX, USA"},"container-title":["2006 IEEE International Symposium on Performance Analysis of Systems and Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10781\/33948\/01620792.pdf?arnumber=1620792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T23:11:56Z","timestamp":1489533116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1620792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/ispass.2006.1620792","relation":{},"subject":[]}}