{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T04:10:02Z","timestamp":1745986202398,"version":"3.28.0"},"reference-count":46,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ispass.2006.1620794","type":"proceedings-article","created":{"date-parts":[[2006,4,28]],"date-time":"2006-04-28T07:05:46Z","timestamp":1146207946000},"page":"100-111","source":"Crossref","is-referenced-by-count":6,"title":["Power efficient resource scaling in partitioned architectures through dynamic heterogeneity"],"prefix":"10.1109","author":[{"given":"N.","family":"Muralimanohar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Ramani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Balasubramonian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"17","article-title":"Circuit design of XScale microprocessors","author":"clark","year":"2001","journal-title":"Proc Symp VLSI Circuits (Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits)"},{"key":"36","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1145\/280756.280790","article-title":"The simulation and evaluation of dynamic voltage scaling algorithms","author":"pering","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303010"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"15","first-page":"136","article-title":"Dynamically matching ILP characteristics via a heterogeneous clustered microarchitecture","author":"chen","year":"2004","journal-title":"IBM Watson Conference on the Interaction between Architecture Circuits and Compilers"},{"journal-title":"BSIM3v3 3 Berkeley Spice Device Models","year":"0","key":"34"},{"key":"16","article-title":"Adapting processor supply voltage to instruction level parallelism","author":"childers","year":"2000","journal-title":"Proceedings of the Kool Chips Workshop in Conjunction with MICRO-33"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360142"},{"key":"13","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1023\/A:1026483904675","article-title":"Dynamic code partitioning for clustered architectures","volume":"29","author":"canal","year":"2001","journal-title":"International Journal of Parallel Programming"},{"key":"14","article-title":"Thermal-effective clustered micro-architectures","author":"chaparro","year":"2004","journal-title":"Proceedings of the 1st Workshop on Temperature Aware Computer Systems Held in Conjunction with ISCA-31"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991108"},{"journal-title":"The simplescalar toolset version 2 0","year":"1997","author":"burger","key":"11"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782820"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824345"},{"journal-title":"LongRun Power Management","year":"2001","author":"fleischmann","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"43","article-title":"Temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proc ISCA-20"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634845"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects","year":"2003","author":"zhang","key":"46"},{"key":"22","article-title":"Reducing power consumption of the issue logic","author":"folegnani","year":"2000","journal-title":"Workshop on Complexity-Effective Design (WCED2000 Held in Conjunction with ISCA27) 2000"},{"key":"23","article-title":"Using IPC variations in workloads with externally specified rates to reduce power consumption","author":"ghiasi","year":"2000","journal-title":"Workshop on Complexity-Effective Design (WCED2000 Held in Conjunction with ISCA27) 2000"},{"key":"24","doi-asserted-by":"crossref","first-page":"199","DOI":"10.1145\/1062261.1062295","article-title":"Scheduling for heterogeneous processors in server systems","author":"ghiasi","year":"2005","journal-title":"Proceedings of the Second Conference on Computing Frontiers"},{"key":"25","article-title":"Flexible compiler-managed LO buffers for clustered VLIW processors","author":"gibert","year":"2003","journal-title":"Proc Micro-30"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206997"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/991124.991126"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"29","article-title":"An instruction set and microarchitecture for instruction level distributed processing","author":"kim","year":"2002","journal-title":"Proc ISCA-20"},{"journal-title":"International Technology Roadmap for Semiconductors 2001","year":"0","author":"association","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990696"},{"key":"10","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193769"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proc 36th Int Symp Micro-Architecture"},{"key":"7","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1145\/360128.360165","article-title":"Instruction distribution heuristics for quad-cluster, dynamically-scheduled, superscalar processors","author":"baniasadi","year":"2000","journal-title":"Proc Micro-30"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006255"},{"journal-title":"Et2 A metric for time and energy efficiency of computation","year":"2001","author":"martin","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765935"}],"event":{"name":"2006 IEEE International Symposium on Performance Analysis of Systems and Software","location":"Austin, TX, USA"},"container-title":["2006 IEEE International Symposium on Performance Analysis of Systems and Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10781\/33948\/01620794.pdf?arnumber=1620794","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T01:09:28Z","timestamp":1497661768000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1620794\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":46,"URL":"https:\/\/doi.org\/10.1109\/ispass.2006.1620794","relation":{},"subject":[]}}