{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:19Z","timestamp":1763467879666},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ispass.2008.4510733","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T20:22:01Z","timestamp":1210018921000},"page":"1-10","source":"Crossref","is-referenced-by-count":23,"title":["Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs"],"prefix":"10.1109","author":[{"given":"Michael","family":"Pellauer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muralidaran","family":"Vijayaraghavan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Adler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Arvind","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/54.41672"},{"journal-title":"Website","year":"0","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/611817.611833"},{"key":"15","article-title":"facilitating cross-fpga platform designs using \"virtual\" platforms","author":"parashar","year":"2007","journal-title":"The First Bluespec Workshop"},{"key":"16","doi-asserted-by":"crossref","DOI":"10.1145\/1344671.1344685","article-title":"a-ports: a distributed, efficient abstraction for performance models on fpgas","author":"pellauer","year":"2008","journal-title":"Int Symp Field Programmable Gate Arrays"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/BF00936948"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"12","article-title":"an fpga-based pentium(r) in a complete desktop system","author":"lu","year":"2007","journal-title":"Proceedings of the Fifteenth ACM SIGDA International Symposium on Field Programmable Gate Arrays (ISFPGA)"},{"journal-title":"In-System FPGA Prototyping of an Itanium Microarchitecture In Proceedings of International Conference on Computer Design (ICCD)","year":"2004","author":"wunderlich","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397280"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"year":"0","key":"2"},{"article-title":"ramp: research accelerator for multiple processors - a community vision for a shared experimental. parallel hw\/sw platform","year":"0","author":"arvind","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2002.1000161"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"key":"6","article-title":"implementing a functional\/timing partitioned microprocessor simulator with an fpga","author":"dave","year":"2006","journal-title":"2nd Workshop on Architecture Research using FPGA Platforms (WARFP)"},{"key":"5","article-title":"accelerating architectural-level, full-system multiprocessor simulations using fpgas","author":"chung","year":"2008","journal-title":"FPGA '08 Proceedings of the 2003 ACM SIGDA Eleventh International Symposium on Field Programmable Gate Arrays"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"year":"0","key":"9"},{"key":"8","article-title":"a 3-tier asynchronous fpga","author":"fang","year":"2006","journal-title":"Proc 10th Int VLSI Multilevel Interconnection Conf"}],"event":{"name":"Software (ISPASS)","start":{"date-parts":[[2008,4,20]]},"location":"Austin, TX, USA","end":{"date-parts":[[2008,4,22]]}},"container-title":["ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4498398\/4510727\/04510733.pdf?arnumber=4510733","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,11]],"date-time":"2019-05-11T03:23:55Z","timestamp":1557545035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4510733\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/ispass.2008.4510733","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}