{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:25:43Z","timestamp":1725672343491},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1109\/ispass.2008.4510745","type":"proceedings-article","created":{"date-parts":[[2008,5,5]],"date-time":"2008-05-05T20:22:01Z","timestamp":1210018921000},"page":"127-138","source":"Crossref","is-referenced-by-count":2,"title":["Processor Performance Modeling using Symbolic Simulation"],"prefix":"10.1109","author":[{"given":"Omid","family":"Azizi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamison","family":"Collins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh","family":"Patil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Horowitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/2.982917"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1287\/mnsc.29.10.1209"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1145\/70082.68207"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ISCA.2001.937434"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/DATE.2005.166"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1145\/1028176.1006729"},{"key":"14","first-page":"228","article-title":"using interaction costs for microarchitectural bottleneck analysis","author":"fields","year":"2003","journal-title":"MICRO 36 Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1145\/192724.192730"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/HPCA.1997.569691"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/2.675632"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/12.40844"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TC.1987.1676981"},{"key":"10","first-page":"161","article-title":"a predictive performance model for superscalar processors","author":"joseph","year":"2006","journal-title":"MICRO 39 Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/L-CA.2006.10"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/PACT.2001.953284"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ISPASS.2000.842273"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1145\/342001.339656"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/1168919.1168881"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/1168919.1168882"}],"event":{"name":"Software (ISPASS)","start":{"date-parts":[[2008,4,20]]},"location":"Austin, TX, USA","end":{"date-parts":[[2008,4,22]]}},"container-title":["ISPASS 2008 - IEEE International Symposium on Performance Analysis of Systems and software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4498398\/4510727\/04510745.pdf?arnumber=4510745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:48:38Z","timestamp":1489679318000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4510745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/ispass.2008.4510745","relation":{},"subject":[],"published":{"date-parts":[[2008,4]]}}}