{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T00:09:16Z","timestamp":1781050156427,"version":"3.54.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/ispass.2009.4919636","type":"proceedings-article","created":{"date-parts":[[2009,5,11]],"date-time":"2009-05-11T18:22:49Z","timestamp":1242066169000},"page":"33-42","source":"Crossref","is-referenced-by-count":545,"title":["GARNET: A detailed on-chip network model inside a full-system simulator"],"prefix":"10.1109","author":[{"given":"Niket","family":"Agarwal","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.10"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231942"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"13","year":"0"},{"key":"14","year":"2006","journal-title":"Intel From a Few Cores to Many A Tera-Scale Computing Research Overview"},{"key":"11","year":"0"},{"key":"12","year":"0"},{"key":"21","year":"0"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","author":"martin","year":"2005","journal-title":"Comput Arch News"},{"key":"22","article-title":"vichar: a dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc Int Symp Microarchitecture"},{"key":"23","doi-asserted-by":"crossref","DOI":"10.1145\/271014.271015","article-title":"rsim: an executiondriven simulator for ilp-based shared-memory multiprocessors and uniprocessors","author":"pai","year":"1997","journal-title":"Proc Third Wkshp on Computer Architecture Education"},{"key":"24","year":"0"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"27","author":"renau","year":"2005","journal-title":"SESC Simulator"},{"key":"28","year":"0"},{"key":"29","year":"0","journal-title":"Sun http"},{"key":"3","year":"0"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.73"},{"key":"10","author":"dally","year":"2003","journal-title":"Principles and Practices of Interconnection"},{"key":"1","year":"0","journal-title":"PoPNet"},{"key":"30","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Int Symp Microarchitecture"},{"key":"7","year":"0"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771806"},{"key":"5","article-title":"precise and accurate processor simulation","author":"cain","year":"2002","journal-title":"Proc Wkshp Computer Architecture Evaluation using Commercial Workloads"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"8","author":"culler","year":"1998","journal-title":"Parallel Computer Architecture A Hardware\/Software Approach"}],"event":{"name":"Software (ISPASS)","location":"Boston, MA, USA","start":{"date-parts":[[2009,4,26]]},"end":{"date-parts":[[2009,4,28]]}},"container-title":["2009 IEEE International Symposium on Performance Analysis of Systems and Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4907867\/4919623\/04919636.pdf?arnumber=4919636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T19:39:54Z","timestamp":1497814794000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4919636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ispass.2009.4919636","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}