{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T15:42:49Z","timestamp":1773330169719,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/ispass.2009.4919638","type":"proceedings-article","created":{"date-parts":[[2009,5,11]],"date-time":"2009-05-11T18:22:49Z","timestamp":1242066169000},"page":"53-64","source":"Crossref","is-referenced-by-count":87,"title":["Zesto: A cycle-level simulator for highly detailed microarchitecture exploration"],"prefix":"10.1109","author":[{"given":"Gabriel H.","family":"Loh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samantika","family":"Subramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuejian Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","author":"renua","year":"0","journal-title":"SESC Simulator"},{"key":"17","first-page":"36","author":"mcfarling","year":"1993","journal-title":"Combining Branch Predictors"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.25"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"14","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2002.1106015","article-title":"predicting conditional branches with fusion-based hybrid predictors","author":"loh","year":"2002","journal-title":"Proc 11th Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"21","first-page":"1","article-title":"a case for (partially) tagged geometric history length branch prediction","volume":"8","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"key":"20","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"22","author":"shen","year":"2005","journal-title":"Modern Processor Design Fundamentals of Superscalar Processors"},{"key":"23","year":"0"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176256"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"27","year":"0"},{"key":"3","article-title":"cycle-accurate simulators: knowing when to say when","author":"burger","year":"2008","journal-title":"Panel Session at the Sixth Annual Workshop on Duplicating Deconstructing and Debunking"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"10","first-page":"10","article-title":"introducing the 45nm next generation intel core microarchitecture","volume":"4","year":"2007","journal-title":"Technology Intel Magazine"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"7","first-page":"83","article-title":"mibench: a free, commerically representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Workshop Workload Characterization"},{"key":"6","first-page":"2","article-title":"the intel pentiummprocessor: microarchitecture and performance","volume":"7","author":"gochman","year":"2003","journal-title":"Intel Technology Journal"},{"key":"5","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/232974.232975","article-title":"using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches","author":"evers","year":"1996","journal-title":"Proceedings of the 21st International Symposium on Computer Architecture"},{"key":"4","first-page":"1","article-title":"a 2bcgskew predictor fused by a redundant history skewed perceptron predictor","author":"desmet","year":"2004","journal-title":"Proceedings of the 1st Championship Branch Prediction Competition"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"8","article-title":"the microarchitecture of the pentium 4 processor","volume":"q1","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"}],"event":{"name":"Software (ISPASS)","location":"Boston, MA, USA","start":{"date-parts":[[2009,4,26]]},"end":{"date-parts":[[2009,4,28]]}},"container-title":["2009 IEEE International Symposium on Performance Analysis of Systems and Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4907867\/4919623\/04919638.pdf?arnumber=4919638","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T19:39:55Z","timestamp":1497814795000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4919638\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/ispass.2009.4919638","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}