{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:17:18Z","timestamp":1725769038055},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/ispass.2009.4919656","type":"proceedings-article","created":{"date-parts":[[2009,5,11]],"date-time":"2009-05-11T14:22:49Z","timestamp":1242051769000},"page":"249-258","source":"Crossref","is-referenced-by-count":6,"title":["QUICK: A flexible full-system functional model"],"prefix":"10.1109","author":[{"given":"Dam","family":"Sunwoo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joonsoo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Derek","family":"Chiou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"16","article-title":"ptlsim: a cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"Proc ISPA"},{"journal-title":"SimNow webpage","year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/327070.327125","article-title":"implementation of precise interrupts in pipelined processors","author":"smith","year":"1985","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/511348.511349"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291063"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"2","article-title":"network-oriented full-system simulation using m5","author":"binkert","year":"2003","journal-title":"Sixth Workshop on Computer Architecture Evaluation using Commerical Workloads"},{"key":"1","first-page":"41","article-title":"qemu, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"USENIX 2005 Annual Technical Conference FREENIX Track"},{"year":"0","key":"10"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"},{"journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator","year":"0","author":"edler","key":"5"},{"key":"4","article-title":"implementing a functional\/timing partitioned microprocessor simulator with an fpga","author":"dave","year":"2006","journal-title":"Proceedings of the Workshop on Architecture Research using FPGA Platforms held at HPCA-12"},{"year":"0","key":"9"},{"key":"8","article-title":"combining simulation and virtualization through dynamic sampling","author":"falcon","year":"2007","journal-title":"Proc ISPA"}],"event":{"name":"Software (ISPASS)","start":{"date-parts":[[2009,4,26]]},"location":"Boston, MA, USA","end":{"date-parts":[[2009,4,28]]}},"container-title":["2009 IEEE International Symposium on Performance Analysis of Systems and Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4907867\/4919623\/04919656.pdf?arnumber=4919656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T15:39:55Z","timestamp":1497800395000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4919656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ispass.2009.4919656","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}