{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:45:56Z","timestamp":1776955556360,"version":"3.51.4"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/ispass.2010.5452029","type":"proceedings-article","created":{"date-parts":[[2010,4,26]],"date-time":"2010-04-26T13:37:19Z","timestamp":1272289039000},"page":"164-174","source":"Crossref","is-referenced-by-count":30,"title":["Visualizing complex dynamics in many-core accelerator architectures"],"prefix":"10.1109","author":[{"given":"Aaron","family":"Ariel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wilson W L","family":"Fung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrew E","family":"Turner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tor M","family":"Aamodt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654111"},{"key":"ref38","year":"0","journal-title":"Sun Studio Performance Analyzer"},{"key":"ref33","article-title":"HPCToolkit","year":"0","journal-title":"Rice University"},{"key":"ref32","year":"2007","journal-title":"Press Release NVIDIA Tesla GPU Computing Processor Ushers In the Era of Personal Supercomputing"},{"key":"ref31","year":"2007","journal-title":"NVIDIA CUDA Programming guide"},{"key":"ref30","year":"0","journal-title":"NVIDIA CUDA SDK code samples"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1177\/1094342006064482"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1186\/1471-2105-8-474"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356084"},{"key":"ref34","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510753"},{"key":"ref11","author":"burger","year":"1997","journal-title":"The SimpleScalar tool set version 2 0"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542526"},{"key":"ref12","article-title":"Paraver - Parallel Program Visualization and Analysis tool - REFERENCE MANUAL","year":"2001","journal-title":"CEPBA"},{"key":"ref13","author":"dale","year":"0","journal-title":"Matplotlib User's Guide"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1543753.1543756"},{"key":"ref16","author":"giles","year":"0","journal-title":"Notes on using the NVIDIA 8800 GTX graphics card"},{"key":"ref17","first-page":"197","article-title":"Acceleratmg Large Graph Algorithms on the GPU Using CUDA","author":"harish","year":"2007","journal-title":"HiPC"},{"key":"ref18","article-title":"UNSW CUDA Tutorial Part 4 - Optimizing CUDA","author":"harris","year":"0"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1145\/1555815.1555775","article-title":"An Analytical Model tor a GPU Architecture with Memory-Level and Thread-Level Parallelism Awareness","volume":"37","author":"hong","year":"2009","journal-title":"Proc 36th Int'l Symp Computer Architecture"},{"key":"ref4","author":"al-kiswany","year":"2009","journal-title":"Personal communication"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"key":"ref3","article-title":"Press Release: AMD Delivers Enthusiast Performance Leadership with the Introduction of the ATI Radeon HD 3870 X2","year":"2008"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919637"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183520"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1383422.1383443"},{"key":"ref29","year":"2008","journal-title":"Nvidia Cuda Visual Profiler"},{"key":"ref8","year":"0","journal-title":"Optimizing with Shark"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1104.02"},{"key":"ref2","year":"2006","journal-title":"ATI CTM guide"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref1","year":"0","journal-title":"Open|SpeedShop"},{"key":"ref20","article-title":"Intel VTune&#x2122; Performance Analyzer","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/800031.808581"},{"key":"ref21","year":"2009","journal-title":"OpenCL J U Specification"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990670"},{"key":"ref24","author":"chiappetta","year":"0","journal-title":"ATI Stream Computing ATI RadeonTM HD 3800\/4800 Series GPU Hardware Overview"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654082"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.31"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669119"},{"key":"ref26","article-title":"Leveraging Memory Level Parallelism Using Dynamic Warp Subdivision","author":"meng","year":"2009","journal-title":"Department of Computer Science University of Virginia Tech Rep CS-2009-02"},{"key":"ref43","author":"yuan","year":"2009","journal-title":"Personal communication"},{"key":"ref25","year":"0","journal-title":"Ray Tracing"}],"event":{"name":"amp; Software (ISPASS 2010)","location":"White Plains, NY","start":{"date-parts":[[2010,3,28]]},"end":{"date-parts":[[2010,3,30]]}},"container-title":["2010 IEEE International Symposium on Performance Analysis of Systems &amp; Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5446240\/5452012\/05452029.pdf?arnumber=5452029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T03:33:03Z","timestamp":1497843183000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5452029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/ispass.2010.5452029","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}