{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:00:29Z","timestamp":1729652429546,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ispass.2011.5762722","type":"proceedings-article","created":{"date-parts":[[2011,5,9]],"date-time":"2011-05-09T20:41:43Z","timestamp":1304973703000},"page":"119-120","source":"Crossref","is-referenced-by-count":5,"title":["A reconfigurable simulator for large-scale heterogeneous multicore architectures"],"prefix":"10.1109","author":[{"given":"Jiayuan","family":"Meng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"CAN"},{"key":"ref11","article-title":"Exploiting inter-thread temporal locality for chip multithreading","author":"meng","year":"2010","journal-title":"IPDPS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"journal-title":"SESC SuperESCalar Simulator","year":"2004","author":"ortego","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378785"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1058129.1058142"},{"journal-title":"CACTI 4 0 Technical Report HPL-2006–86","year":"2006","author":"tarjan","key":"ref17"},{"key":"ref18","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"CMG 22"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref4","article-title":"A performance study of general purpose applications on graphisc processors using CUDA","author":"che","year":"2008","journal-title":"JPDC"},{"key":"ref3","article-title":"Evaluating future microprocessors: the SimpleScalar tool set. Tech. Report TR-1308","author":"burger","year":"1996","journal-title":"Univ of Wisconsin Computer Science Dept"},{"key":"ref6","article-title":"SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture","volume":"31","author":"hardavellas","year":"2004","journal-title":"SIGMETRICS PER"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620807"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref7","article-title":"A comprehensive approach to DRAM power management","author":"hur","year":"2008","journal-title":"HPCA"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref1","article-title":"GPGPU-Sim: A performance simulator for massively multithreaded processor","author":"bakhoda","year":"2009","journal-title":"ISPASS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref20","article-title":"PTLsim: A cycle accurate full system x86–64 microar-chitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"}],"event":{"name":"Software (ISPASS)","start":{"date-parts":[[2011,4,10]]},"location":"Austin, TX, USA","end":{"date-parts":[[2011,4,12]]}},"container-title":["(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755445\/5762705\/05762722.pdf?arnumber=5762722","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,6]],"date-time":"2023-06-06T17:54:49Z","timestamp":1686074089000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5762722\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ispass.2011.5762722","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}