{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T10:26:42Z","timestamp":1775471202226,"version":"3.50.1"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,4]]},"DOI":"10.1109\/ispass.2011.5762734","type":"proceedings-article","created":{"date-parts":[[2011,5,9]],"date-time":"2011-05-09T20:41:43Z","timestamp":1304973703000},"page":"175-185","source":"Crossref","is-referenced-by-count":36,"title":["Scalable, accurate multicore simulation in the 1000-core era"],"prefix":"10.1109","author":[{"given":"Mieszko","family":"Lis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pengju","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myong Hyon","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keun Sup","family":"Shim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher W.","family":"Fletcher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omer","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srinivas","family":"Devadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","article-title":"RAMP: Research Accelerator for Multiple Processors – a community vision for a shared experimental parallel HW\/SW platform","author":"arvind","year":"2005","journal-title":"Technical Report UCB\/CSD-01–1141"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802479"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58429-3_37"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071443"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753324"},{"key":"ref14","article-title":"Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation","author":"lis","year":"2009","journal-title":"MIT CSAIL Tech Rep MIT-CSAIL-TR-2009–036"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071466"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.41"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/90.769767"},{"key":"ref18","first-page":"1530","article-title":"Orion2.0: A fast and accurate noc power and area model for early-stage design space exploration","author":"kahng","year":"2009","journal-title":"Proceedings of the Design Automation and Test in Europe Conference and Exhibition"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/871656.859620","article-title":"Temperature-aware microarchitecture","author":"skandron","year":"2003","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref28","year":"2010","journal-title":"NOXIM The NoC Simulator"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EMPDP.2002.994207"},{"key":"ref3","first-page":"746","article-title":"Thousand core chips: a technology perspective","author":"borkar","year":"2007","journal-title":"Proceedings of the Design Automation Conference"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref29","author":"jiang","year":"2010","journal-title":"BookSim 2 0 User's Guide"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.60"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1145\/1080695.1070006","article-title":"Near-optimal worst-case throughput routing for two-dimensional mesh networks","author":"seo","year":"2005","journal-title":"Proceedings of the International Symposium on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555782"},{"key":"ref2","first-page":"88","article-title":"TILE64 - processor: A 64-Core SoC with mesh interconnect","author":"bell","year":"2008","journal-title":"Proceedings of the IEEE International Solid-State Circuits Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1645213.1645220"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977305"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575775"},{"key":"ref21","article-title":"Assembly and packaging","year":"2007","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref23","article-title":"A cellular computer to implement the Kalman Filter Algorithm","author":"cannon","year":"1969","journal-title":"Ph D Dissertation"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/271014.271015","article-title":"RSIM: Rice Simulator for ILP Multiprocessors","volume":"25","author":"pai","year":"1997","journal-title":"SIGARCH Comput Archit News"},{"key":"ref25","first-page":"294","article-title":"Orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proceedings of the International Symposium on Microarchitecture"}],"event":{"name":"Software (ISPASS)","location":"Austin, TX, USA","start":{"date-parts":[[2011,4,10]]},"end":{"date-parts":[[2011,4,12]]}},"container-title":["(IEEE ISPASS) IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5755445\/5762705\/05762734.pdf?arnumber=5762734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T16:40:04Z","timestamp":1712421604000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5762734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,4]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/ispass.2011.5762734","relation":{},"subject":[],"published":{"date-parts":[[2011,4]]}}}