{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:24:28Z","timestamp":1763724268989},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ispass.2012.6189202","type":"proceedings-article","created":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T17:14:48Z","timestamp":1335892488000},"page":"14-24","source":"Crossref","is-referenced-by-count":14,"title":["A mechanistic performance model for superscalar in-order processors"],"prefix":"10.1109","author":[{"given":"Maximilien","family":"Breughe","sequence":"first","affiliation":[]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"15","first-page":"161","article-title":"A predictive performance model for superscalar processors","author":"joseph","year":"2006","journal-title":"Proceedings of the Annual International Symposium on Microarchitecture MICRO"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1016\/0166-5316(94)90041-8"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598116"},{"key":"11","first-page":"7","article-title":"The optimal pipeline depth for a microprocessor","author":"hartstein","year":"2002","journal-title":"ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.37"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1147\/sj.92.0078"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807388"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569691"},{"key":"25","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"26","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1109\/ISPASS.2007.363742","article-title":"Using model trees for computer architecture performance analysis of software applications","author":"ould-ahmed-vall","year":"2007","journal-title":"ISPASS 2007 IEEE International Symposium on Performance Analysis of Systems and Software"},{"key":"27","first-page":"26","article-title":"Web search using mobile cores: Quantifying and mitigating the price of efficiency","author":"reddi","year":"2010","journal-title":"ISCA"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70817"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2011.5941070"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"10","article-title":"MiBench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629577"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953285"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.278481"},{"key":"4","first-page":"262","article-title":"Microarchitecture design space exploration using an architecturecentric approach","author":"dubach","year":"2007","journal-title":"Micro"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762738"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"}],"event":{"name":"2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS)","start":{"date-parts":[[2012,4,1]]},"location":"New Brunswick, NJ, USA","end":{"date-parts":[[2012,4,3]]}},"container-title":["2012 IEEE International Symposium on Performance Analysis of Systems & Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182687\/6189192\/06189202.pdf?arnumber=6189202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T14:11:17Z","timestamp":1497967877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6189202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/ispass.2012.6189202","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}