{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:32Z","timestamp":1763468072923},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/ispass.2012.6189222","type":"proceedings-article","created":{"date-parts":[[2012,5,1]],"date-time":"2012-05-01T21:14:48Z","timestamp":1335906888000},"page":"156-167","source":"Crossref","is-referenced-by-count":27,"title":["Performance analysis of thread mappings with a holistic view of the hardware resources"],"prefix":"10.1109","author":[{"given":"Wei","family":"Wang","sequence":"first","affiliation":[]},{"given":"Tanima","family":"Dey","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Mars","sequence":"additional","affiliation":[]},{"given":"Lingjia","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Jack W.","family":"Davidson","sequence":"additional","affiliation":[]},{"given":"Mary Lou","family":"Soffa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1944862.1944887"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.48"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751903"},{"key":"15","article-title":"Memory prefetching using adaptive stream detection","author":"hur","year":"2006","journal-title":"Proc Int'l Symp Microarchitecture (MICRO)"},{"journal-title":"Intel 64 and ia-32 architecture software developer's manual","year":"2009","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"11","article-title":"Fairness via source throttling: A configurable and high-performance fairness substrate for multi-core memory systems","author":"ebrahimi","year":"2010","journal-title":"Proc Int l Conf Architectural Support for Programming Languages and Operating Systems (ASPLOS)"},{"key":"12","article-title":"Perfmon2: A flexible performance monitoring interface for linux","author":"eranian","year":"2006","journal-title":"Linux Symposium"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.77"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273004"},{"key":"23","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"lingjia tang","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919644"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762710"},{"key":"26","article-title":"Dynamic classification of program memory behaviors in CMPs","author":"xie","year":"2008","journal-title":"Proceedings of the Work on Chip Multiprocessor Memory Systems and Interconnects"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693482"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854307"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736036"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306793"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995927"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.27"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452021"},{"journal-title":"Benchmarking Modern Multiprocessors","year":"2011","author":"bienia","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762717"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1145\/1248377.1248396","article-title":"Scheduling threads for constructive cache sharing on CMPs","author":"chen","year":"2007","journal-title":"Proc ACM Symposium on Parallel Algorithms and Architectures (SPAA)"}],"event":{"name":"2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS)","start":{"date-parts":[[2012,4,1]]},"location":"New Brunswick, NJ, USA","end":{"date-parts":[[2012,4,3]]}},"container-title":["2012 IEEE International Symposium on Performance Analysis of Systems & Software"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6182687\/6189192\/06189222.pdf?arnumber=6189222","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T02:35:30Z","timestamp":1713926130000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6189222\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/ispass.2012.6189222","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}