{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T17:10:33Z","timestamp":1791133833291,"version":"4.1.0"},"reference-count":48,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/ispass.2013.6557148","type":"proceedings-article","created":{"date-parts":[[2013,7,25]],"date-time":"2013-07-25T15:06:16Z","timestamp":1374764776000},"page":"74-85","source":"Crossref","is-referenced-by-count":83,"title":["McSimA+: A manycore simulator with application-level+ simulation and detailed microarchitecture modeling"],"prefix":"10.1109","author":[{"given":"Jung Ho","family":"Ahn","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sheng","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seongil","family":"O","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Norman P.","family":"Jouppi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","author":"edler","year":"0"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"17","year":"0","journal-title":"Intel VTune Performance Analyzer"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373611"},{"key":"18","article-title":"P6 family of processors hardware developer's manual","year":"1998","journal-title":"Intel White Paper"},{"key":"33","article-title":"Cmpschedim: Evaluating os\/cmp interaction on shared cache management","author":"moses","year":"2009","journal-title":"ISPASS"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/1241601.1241623","article-title":"Performance counters and development of spec cpu2006","volume":"35","author":"henning","year":"2007","journal-title":"Computer Architecture News"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"16","year":"0"},{"key":"39","author":"rosenfeld","year":"0"},{"key":"13","article-title":"Reducing memory and traffic requirements for scalable directory-based cache coherence schemes","author":"gupta","year":"1990","journal-title":"ICPP"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134519"},{"key":"11","article-title":"Marssx86: Micro architectural systems simulator","author":"ghose","year":"2012","journal-title":"ISCA Tutorial Session"},{"key":"38","article-title":"Sesc: Superescalar simulator","author":"ortego","year":"2004","journal-title":"UIUC Tech Rep"},{"key":"12","article-title":"Big little processing with arm cortextm-a15 & cortex a7","author":"greenhalgh","year":"2011","journal-title":"ARM White paper"},{"key":"21","author":"jaleel","year":"2006","journal-title":"Cmpim A Binary Instrumentation Approach to Modeling Memory Behavior of Workloads on CMPs"},{"key":"20","article-title":"A 1.2 ghz alpha microprocessor with 44.8 gb\/s chip pin bandwidth","author":"jain","year":"2001","journal-title":"ISSCC"},{"key":"43","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"41","article-title":"Hybrid memory cube (hmc)","author":"pawlowski","year":"2011","journal-title":"Hot Chips"},{"key":"40","doi-asserted-by":"crossref","DOI":"10.1145\/1127577.1127587","article-title":"Controlling program execution through binary instrumentation","volume":"33","author":"pan","year":"2005","journal-title":"Computer Architecture News"},{"key":"48","article-title":"Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"44","article-title":"Scheduling heterogeneous multi-cores through performance impact estimation (pie)","author":"van craeynest","year":"2012","journal-title":"ISCA"},{"key":"47","first-page":"24","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557149"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"25","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237043"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"10","article-title":"Cycle-accurate simulators: Knowing when to say when","author":"burger","year":"2008","journal-title":"ISCA Panel Session"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555810"},{"key":"30","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"7","author":"butenhof","year":"1997","journal-title":"Programming with POSIX Threads"},{"key":"6","article-title":"Qemu, a fast and portable dynamic translator","author":"bellard","year":"2005","journal-title":"ATEC"},{"key":"32","doi-asserted-by":"crossref","DOI":"10.1145\/1577129.1577133","article-title":"How to simulate 1000 cores","volume":"37","author":"monchiero","year":"2009","journal-title":"Computer Architecture News"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5212"},{"key":"9","article-title":"Intel many integrated core architecture","author":"chrysos","year":"2012","journal-title":"Hot Chips"},{"key":"8","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"SC"}],"event":{"name":"2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Austin, TX, USA","start":{"date-parts":[[2013,4,21]]},"end":{"date-parts":[[2013,4,23]]}},"container-title":["2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6523368\/6557136\/06557148.pdf?arnumber=6557148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T12:50:06Z","timestamp":1498049406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6557148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":48,"URL":"https:\/\/doi.org\/10.1109\/ispass.2013.6557148","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}