{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,17]],"date-time":"2026-02-17T12:15:36Z","timestamp":1771330536462,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/ispass.2014.6844484","type":"proceedings-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T17:41:31Z","timestamp":1405446091000},"page":"201-210","source":"Crossref","is-referenced-by-count":72,"title":["Simulating DRAM controllers for future system architecture exploration"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Hansson","sequence":"first","affiliation":[]},{"given":"Neha","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Aasheesh","family":"Kolli","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Wenisch","sequence":"additional","affiliation":[]},{"given":"Aniruddha N.","family":"Udipi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","author":"goran","year":"2012","journal-title":"A Preliminary Exploration of Memory Controller Policies on Smartphone Workloads"},{"key":"17","year":"2013","journal-title":"Cadence Design Systems Inc Tech Rep"},{"key":"18","year":"2009","journal-title":"AMBA LPDDR2 Dynamic Memory Controller DMC-342 Technical Reference Manual"},{"key":"15","author":"chatterjee","year":"2012","journal-title":"USIMM The Utah Simulated Memory Module"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"14","author":"jeong","year":"0","journal-title":"DrSim A Platform for Flexible DRAM System Research"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522356"},{"key":"12","article-title":"Hybrid memory cube (hmc)","author":"pawlowski","year":"2011","journal-title":"Proc Hot Chips"},{"key":"21","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"20","year":"2010","journal-title":"DDR3 SDRAM"},{"key":"22","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"Proc HPCA"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704677"},{"key":"24","year":"2007","journal-title":"Calculating Memory System Power for DDR3"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2013.75"},{"key":"26","author":"kwon","year":"2010","journal-title":"Parametrized DRAM Model"},{"key":"27","author":"chandrasekar","year":"0","journal-title":"DRAMPower Open Source DRAM Power & Energy Estimation Tool"},{"key":"28","author":"bienia","year":"2011","journal-title":"Benchmarking Modern Multiprocessors"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"key":"3","article-title":"PARDIS: A programmable memory controller for the ddrx interfacing standards","author":"bojnordi","year":"2012","journal-title":"Proc ISCA"},{"key":"2","article-title":"An integrated simulation infrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory and disk","volume":"17","author":"stevens","year":"2013","journal-title":"Intel Technology Journal"},{"key":"10","author":"jacob","year":"2007","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/SLIP.2011.6135437"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"7","article-title":"A hybrid analytical dram performance model","author":"yuan","year":"2009","journal-title":"Proc PMBS"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762716"},{"key":"5","article-title":"TLM modelling of 3d stacked wide i\/o dram subsystems: A virtual platform for memory controller design space exploration","author":"jung","year":"2013","journal-title":"Proc RAPIDO"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"8","article-title":"CMP memory modeling: How much does accuracy matter?","author":"srinivasan","year":"2009","journal-title":"Proc MoBS"}],"event":{"name":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"CA, USA","start":{"date-parts":[[2014,3,23]]},"end":{"date-parts":[[2014,3,25]]}},"container-title":["2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6832911\/6844447\/06844484.pdf?arnumber=6844484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:09:52Z","timestamp":1490288992000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6844484\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ispass.2014.6844484","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}