{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:17:37Z","timestamp":1763457457204},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/ispass.2014.6844485","type":"proceedings-article","created":{"date-parts":[[2014,7,15]],"date-time":"2014-07-15T17:41:31Z","timestamp":1405446091000},"page":"211-220","source":"Crossref","is-referenced-by-count":5,"title":["Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems"],"prefix":"10.1109","author":[{"given":"Amin","family":"Farmahini-Farahani","sequence":"first","affiliation":[]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Katherine","family":"Morrow","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.13"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.55"},{"key":"18","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624600"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.85"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168878"},{"journal-title":"NVIDIA's Tegra 3 Launched Architecture Revealed","year":"2011","author":"shimpi","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2009.02.010"},{"journal-title":"Parboil A Revised Benchmark Suite for Scientific and Commercial Throughput Computing","year":"2012","author":"stratton","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"22","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/HPCA.2002.995706","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"High-Performance Computer Architecture"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696323"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604596"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645796"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232990"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344703"},{"key":"28","first-page":"605","article-title":"Stream computations organized for reconfigurable execution (score): Introduction and tutorial","author":"caspi","year":"2000","journal-title":"Field-Programmable Logic and Applications"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.41"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086727"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.28"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"2009","author":"muralimanohar","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555804"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.49"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.44"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132685"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749739"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"}],"event":{"name":"2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2014,3,23]]},"location":"CA, USA","end":{"date-parts":[[2014,3,25]]}},"container-title":["2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6832911\/6844447\/06844485.pdf?arnumber=6844485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T17:23:41Z","timestamp":1565630621000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6844485\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/ispass.2014.6844485","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}