{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:09:15Z","timestamp":1780355355618,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/ispass.2015.7095782","type":"proceedings-article","created":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T14:34:07Z","timestamp":1430490847000},"page":"32-41","source":"Crossref","is-referenced-by-count":26,"title":["Micro-architecture independent analytical processor performance and power modeling"],"prefix":"10.1109","author":[{"given":"Sam","family":"Van den Steen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sander","family":"De Pestel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Moncef","family":"Mechri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Trevor","family":"Carlson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Black-Schaffer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Erik","family":"Hagersten","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762738"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416636"},{"key":"ref13","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253186"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/2678373.2665689","article-title":"Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures","author":"shao","year":"2014","journal-title":"Proceedings of Annual International Symposium on Computer Architecture (ISCA)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620789"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919652"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"ref3","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771779"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref20","article-title":"Micro-architecure independent branch prediction modeling","author":"de pestel","year":"2015","journal-title":"Proc Int l Symp Performance Analysis of Systems and Software (ISPASS)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064232"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452069"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259040"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"}],"event":{"name":"2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Philadelphia, PA, USA","start":{"date-parts":[[2015,3,29]]},"end":{"date-parts":[[2015,3,31]]}},"container-title":["2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7093633\/7095632\/07095782.pdf?arnumber=7095782","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T10:43:35Z","timestamp":1498214615000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7095782\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/ispass.2015.7095782","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}