{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,2]],"date-time":"2026-03-02T14:35:48Z","timestamp":1772462148287,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/ispass.2015.7095813","type":"proceedings-article","created":{"date-parts":[[2015,5,1]],"date-time":"2015-05-01T14:34:07Z","timestamp":1430490847000},"page":"278-287","source":"Crossref","is-referenced-by-count":14,"title":["Synchrotrace: synchronization-aware architecture-agnostic traces for light-weight multicore simulation"],"prefix":"10.1109","author":[{"given":"Siddharth","family":"Nilakantan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karthik","family":"Sangaiah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankit","family":"More","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giordano","family":"Salvadory","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1921249.1921258"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228428"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254820"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704685"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2015.28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1999946.1999971"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"ref4","article-title":"Parsec 2.0: A new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"key":"ref3","first-page":"617","article-title":"Reuse distance as a metric for cache behavior","author":"beyls","year":"2001","journal-title":"Proceedings of the lASTED Conference on Parallel and Distributed Computing and Systems"},{"key":"ref6","article-title":"An analytical model of locality and caching","author":"brehob","year":"1999"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref8","article-title":"Efficient, accurate and reproducible simulation of multi-threaded workloads","author":"carlson","year":"2014","journal-title":"REPRODUCE Workshop on Reproducible Research Methodologies"},{"key":"ref7","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"International Conference for High Performance Computing Networking Storage and Analysis (SC)"},{"key":"ref2","year":"0","journal-title":"Valgrind function-wrapping"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/166955.167001"},{"key":"ref1","year":"0","journal-title":"Intel Xeon E5–2667"},{"key":"ref20","author":"puzak","year":"1985","journal-title":"Analysis of cache replacement algorithms"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762718"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544152"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2011.5999914"},{"key":"ref26","article-title":"Iterative cache simulation of embedded cpus with trace stripping","author":"wu","year":"1999","journal-title":"Proc Int Workshop Hardware\/Software Codesign"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"}],"event":{"name":"2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Philadelphia, PA, USA","start":{"date-parts":[[2015,3,29]]},"end":{"date-parts":[[2015,3,31]]}},"container-title":["2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7093633\/7095632\/07095813.pdf?arnumber=7095813","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,10]],"date-time":"2023-08-10T00:11:29Z","timestamp":1691626289000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7095813\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ispass.2015.7095813","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}