{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:54:14Z","timestamp":1725562454448},"reference-count":50,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482071","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:06Z","timestamp":1464887166000},"page":"24-35","source":"Crossref","is-referenced-by-count":1,"title":["Addressing service interruptions in memory with thread-to-rank assignment"],"prefix":"10.1109","author":[{"given":"Manjunath","family":"Shevgoor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niladrish","family":"Chatterjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Sik","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"article-title":"Challenges in Thermal Management of Memory Modules","year":"2008","author":"ankireddi","key":"ref38"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485929"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522355"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref30","article-title":"Understanding and Mitigating Refresh Overheads in High-Density DDR-4 DRAM Systems","author":"mukundan","year":"2013","journal-title":"Proceedings of ISCA"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337203"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736047"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333712"},{"journal-title":"Technical Note Tn-41-01 Calculating Memory System Power for Ddr3","year":"2007","key":"ref28"},{"year":"2007","key":"ref27","article-title":"DDR3 Thermals: Thermal Limits, Operating Temperatures, Tools and System Development"},{"year":"2009","key":"ref29","article-title":"Micron DDR3 SDRAM Part MT41J1G4"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378619"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1375457.1375496"},{"key":"ref21","article-title":"Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems","author":"lin","year":"2008","journal-title":"Proceedings of HPCA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref23","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proceedings of ISCA"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749756"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360134"},{"year":"2013","key":"ref10","article-title":"HP ProLiant DL980 Generation 7 (G7)"},{"year":"2014","key":"ref11","article-title":"IBM System x3950X6"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540726"},{"year":"2011","key":"ref12","article-title":"Optimizing Applications for NUMA"},{"key":"ref13","article-title":"ESKIMO - Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy of DRAM subsystem","author":"isen","year":"2009","journal-title":"Proceedings of MICRO"},{"year":"2013","key":"ref14","article-title":"International Technology Roadmap for Semiconductors, 2013 Edition"},{"year":"2011","key":"ref15","article-title":"DDR4 Mini Workshop"},{"journal-title":"JESD79-4 JEDEC Standard DDR4 SDRAM","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref4","article-title":"USIMM: the Utah SImulated Memory Module","author":"chatterjee","year":"0","journal-title":"Tech Rep 2012 UUCS-12-002"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168943"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000035815.13969.ec"},{"key":"ref49","article-title":"CREAM: A Concurrent-Refresh-Aware DRAM Memory System","author":"zhang","year":"2014","journal-title":"Proceedings of HPCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"year":"2007","key":"ref46","article-title":"Wind River Simics Full System Simulator"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref48","article-title":"Accelerating Write by Exploiting PCM Asymmetries","author":"yue","year":"2013","journal-title":"Proceedings of HPCA"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835945"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"journal-title":"Operating System Concepts","year":"2009","author":"silberschatz","key":"ref41"},{"journal-title":"Sun Studio 12 Update 1 OpenMP API User's Guide","year":"2009","key":"ref44"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2016,4,17]]},"location":"Uppsala, Sweden","end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482071.pdf?arnumber=7482071","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T15:54:35Z","timestamp":1475164475000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482071\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":50,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482071","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}