{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:46Z","timestamp":1772724886652,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482076","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:06Z","timestamp":1464872766000},"page":"79-89","source":"Crossref","is-referenced-by-count":15,"title":["EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures"],"prefix":"10.1109","author":[{"given":"Renji","family":"Thomas","sequence":"first","affiliation":[]},{"given":"Naser","family":"Sedaghati","sequence":"additional","affiliation":[]},{"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/ISLPED.2013.6629271","article-title":"Characterizing and evaluating voltage noise in multi-core near-threshold processors","author":"zhang","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090651"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784471"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373412"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485951"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056030"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref4","first-page":"332","article-title":"Mitigating inductive noise in SMT processors","author":"ei- essawy","year":"2004","journal-title":"International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"ref6","article-title":"NVIDIA's Fermi: The first complete GPU computing architecture","author":"glaskowsky","year":"2009"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.30"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref7","first-page":"624","article-title":"Under-standing voltage variations in chip multiprocessors using a distributed power-delivery network","author":"gupta","year":"2007","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.12"},{"key":"ref9","first-page":"123","article-title":"Towards a software approach to mitigate voltage emergencies","year":"2007","journal-title":"International Symposium on Low Power Electronics and Design (ISLPED)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337188"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"ref23","article-title":"CACTI 6.0: A Tool to Model Large Caches","author":"muralimanohar","year":"2009","journal-title":"HP Labs Tech Rep HPL- 2009-85"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Uppsala, Sweden","start":{"date-parts":[[2016,4,17]]},"end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482076.pdf?arnumber=7482076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:36:16Z","timestamp":1498304176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482076","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}