{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:58Z","timestamp":1747868758717,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482082","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T13:06:06Z","timestamp":1464872766000},"page":"143-144","source":"Crossref","is-referenced-by-count":3,"title":["MLC PCM main memory with accelerated read"],"prefix":"10.1109","author":[{"given":"Mohammad","family":"Arjomand","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amin","family":"Jadidi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut T.","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anand","family":"Sivasubramaniam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chita","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853228"},{"key":"ref3","article-title":"PARSEC 2.0: a new benchmark suite for chip-multiprocessors","author":"bienia","year":"2009","journal-title":"MOBS"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"ref5","article-title":"Half-line PCM main memory with accelerated read","author":"arjomand","year":"2016","journal-title":"Technical Report TR-PSU-2016-001"},{"key":"ref7","first-page":"994","article-title":"NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.11"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2016,4,17]]},"location":"Uppsala, Sweden","end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482082.pdf?arnumber=7482082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T11:36:16Z","timestamp":1498304176000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482082","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}