{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:36:20Z","timestamp":1767854180249,"version":"3.49.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482096","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:06Z","timestamp":1464887166000},"page":"214-224","source":"Crossref","is-referenced-by-count":13,"title":["AnyCore: A synthesizable RTL model for exploring and fabricating adaptive superscalar cores"],"prefix":"10.1109","author":[{"given":"Rangeen Basu Roy","family":"Chowdhury","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anil K.","family":"Kannepalli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungkwan","family":"Ku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Rotenberg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref32","author":"shah","year":"2010","journal-title":"FabMem A Multiported RAM and CAM Compiler for Superscalar Design Space Exploration"},{"key":"ref31","article-title":"CACTI 5.1","author":"thoziyoor","year":"0","journal-title":"Technical Report HPL-2008-20 HP Labs"},{"key":"ref30","article-title":"Dynamic pipeline scaling","author":"ramrakhyani","year":"0","journal-title":"Master's thsis 2003 iD NCSU1627499 Formats Theses and Dissertations x 57 p ill M2 OCLC Number 52407662 Includes bibliographical references (p 55–57) Includes vita Thesis (M S )-North Carolina State University"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391666"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"237","DOI":"10.1109\/MICRO.2001.991122","article-title":"Reducing the complexity of the register file in dynamic superscalar processors","author":"balasubramonian","year":"2001","journal-title":"Microarchitecture 2001 MICRO-34 Proceedings 34th ACM\/IEEE International Symposium on"},{"key":"ref11","article-title":"Fabscalar-risc-v","author":"basu","year":"2015","journal-title":"2nd RISC-V Workshop"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1145\/2717764.2717782","article-title":"Freepdk 15: An open-source predictive process design kit for 15nm finfet technology","author":"bhanushali","year":"2015","journal-title":"Proceedings of the 2015 International Symposium on Physical Design ACM"},{"key":"ref13","article-title":"Evaluating future microprocessors: The simplescalar toolset","author":"burger","year":"1996","journal-title":"Technical Report CS-TR-96-1308 University of Wisconsin-Madison"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859636"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771809"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106013"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/IPDPS.2007.370528","article-title":"A reconfigurable chip multiprocessor architecture to accommodate software diversity","author":"ipek","year":"2007","journal-title":"Parallel and Distributed Processing Symposium 2007 IPDPS 2007 IEEE International"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.36"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/MICRO.2001.991108","article-title":"Reducing power requirements of instruction scheduling through dynamic allocation of multiple datapath resources","author":"ponomarev","year":"2001","journal-title":"Microarchitecture 2001 MICRO-34 Proceedings 34th ACM\/IEEE International Symposium on"},{"key":"ref4","year":"2016","journal-title":"Anycore toolset"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485924"},{"key":"ref3","first-page":"1","article-title":"Ieee standard for design and verification of low-power integrated circuits","year":"0"},{"key":"ref6","first-page":"248","article-title":"Selective cache ways: on-demand cache resource allocation","author":"albonesi","year":"1999","journal-title":"Microarchitecture 1999 MICRO-32 Proceedings 32nd Annual International Symposium on"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086701"},{"key":"ref5","first-page":"282","article-title":"Dynamic ipc\/clock rate optimization","author":"albonesi","year":"1998","journal-title":"Computer Architecture 1998 Proceedings The 25th Annual International Symposium on"},{"key":"ref8","article-title":"Instruction sets should be free: The case for risc-v","author":"asanovi?","year":"2014","journal-title":"EECS Department University of California Berkeley Tech Rep UCB\/EECS-2014-146"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250883"},{"key":"ref2","first-page":"1","article-title":"Ieee standard for design and verification of low power integrated circuits","year":"2009"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref1","year":"0","journal-title":"Synopsys worldwide university program"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581632"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669137"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.69"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152162"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Uppsala, Sweden","start":{"date-parts":[[2016,4,17]]},"end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482096.pdf?arnumber=7482096","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,17]],"date-time":"2024-06-17T09:16:06Z","timestamp":1718615766000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482096\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482096","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}