{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:06:06Z","timestamp":1756382766323},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482098","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:06Z","timestamp":1464887166000},"page":"235-244","source":"Crossref","is-referenced-by-count":5,"title":["Evaluating asymmetric multiprocessing for mobile applications"],"prefix":"10.1109","author":[{"given":"Songchun","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin C.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704677"},{"key":"ref32","article-title":"Scheduling on heterogeneous multicore processors using architectural signatures","author":"shelepov","year":"2008","journal-title":"Workshop on the Interaction between Operating Systems and Computer Architecture in conjunction with ISCA"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755929"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MPRV.2011.28"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2110410"},{"key":"ref36","article-title":"High-performance and energy-efficient mobile web browsing on big\/little systems","author":"zhu","year":"2013","journal-title":"HPCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237019"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400691"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522310"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835926"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114205"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609253"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844460"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"ref17","article-title":"Mor-phCore: An energy-efficient microarchitecture for high performance ILP and high throughput TLP","author":"suleman","year":"2012","journal-title":"Micro"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540746"},{"journal-title":"NVIDIA white paper","article-title":"NVIDIA Tegra 4 family CPU architecture: 4-PLUS-1 quad core","year":"2013","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368755"},{"journal-title":"NVIDIA white paper","article-title":"Variable SMP - A multi-core CPU architecture for low power and high performance","year":"2011","key":"ref3"},{"journal-title":"ARM Technical Reference Manual","article-title":"ARM. CoreTile Express A15×2 A7×3","year":"2012","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704679"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069995"},{"key":"ref8","article-title":"Heterogeneous multi-processing solution of Exynos 5 Octa with ARM big.LITTLE technology","author":"chung","year":"2012","journal-title":"white paper Samsung"},{"key":"ref7","article-title":"The gem5 simulator","author":"nathan","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"year":"0","key":"ref2","article-title":"Source code"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872383"},{"year":"0","key":"ref1","article-title":"0xbench, intergrated android benchmark suite by 0xlab"},{"key":"ref20","article-title":"Single-ISA heterogeneous multi-core architectures","author":"kumar","year":"2003","journal-title":"Micro"},{"key":"ref22","article-title":"Illustrative design space studies with microar-chitectural regression models","author":"lee","year":"2007","journal-title":"HPCA"},{"key":"ref21","article-title":"Single-isa heterogeneous multicore architectures for multithreaded workload performance","author":"rakesh","year":"2004","journal-title":"SIGARCH Comput Archit News"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346288"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"ref25","article-title":"Efficient operating system scheduling for performance-asymmetric multi-core architectures","author":"tong","year":"2007","journal-title":"Supercomputing"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2016,4,17]]},"location":"Uppsala, Sweden","end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482098.pdf?arnumber=7482098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T15:54:52Z","timestamp":1475164492000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482098","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}