{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:21:16Z","timestamp":1729678876599,"version":"3.28.0"},"reference-count":64,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/ispass.2016.7482103","type":"proceedings-article","created":{"date-parts":[[2016,6,2]],"date-time":"2016-06-02T17:06:06Z","timestamp":1464887166000},"page":"284-295","source":"Crossref","is-referenced-by-count":2,"title":["JIT-assisted fast-forward embedding and instrumentation to enable fast, accurate, and agile simulation"],"prefix":"10.1109","author":[{"given":"Berkin","family":"Ilbeyi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christopher","family":"Batten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Picking Statisticlally Valid and Early Simulation Points","author":"perelman","year":"2003","journal-title":"Proc Int Conf Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045458"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416635"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/29650.29651"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution Driven Multiprocessor Simulator (GEMS) Toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGARCH Computer Architecture News (CAN)"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024954"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"ref34","article-title":"DynamoSim: A Trace-Based Dynamically Compiled Instruction Set Simulator","author":"mong","year":"2004","journal-title":"Int'l Conf On Computer-Aided Design (ICCAD)"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488760"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/233008.233025"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620785"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206991"},{"key":"ref28","article-title":"Zsim: A Fast Architectural Simulator for ISA Design-Space Exploration","author":"lifshitz","year":"2011","journal-title":"Workshop on Infrastructures for Software\/Hardware Co-Design (WISH)"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1147224.1147225"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291356"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095811"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1297081.1297091"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2011.6045461"},{"key":"ref20","article-title":"A Pin-Based On-the-Fly Multi-Core Cache Simulator","author":"jaleel","year":"2008","journal-title":"Proc Workshop Modeling Benchmarking and Simulation (MoBS 05)"},{"key":"ref22","article-title":"Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research","author":"kleinosowski","year":"2000","journal-title":"Int'l Conf On Computer Design (ICCD)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_6"},{"key":"ref24","article-title":"Choosing Representative Slices of Program Execution for Microarchitecture Simulations: A Preliminary Application to the Data Stream","author":"lafage","year":"2000","journal-title":"6th Workshop on Workload Characterization (WWC)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2248418.2248422"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.32"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/12.8699"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430561"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.68"},{"year":"0","key":"ref58","article-title":"V8 JavaScript Engine"},{"key":"ref57","article-title":"High Speed CPU Simulation using JIT Binary Translation","author":"topham","year":"2007","journal-title":"Proc Workshop Modeling Benchmarking and Simulation (MoBS 05)"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/INTERA.2004.1299511"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605403"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/291006.291063"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.29"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1929501.1929508"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1565824.1565827"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363748"},{"key":"ref12","article-title":"Fast and Accurate Simulation using the LLVM Compiler Framework","author":"brandner","year":"2009","journal-title":"1st Workshop on Rapid Simulation and Performance Evaluation Methods and Tools (RAPIDO)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2581122.2544142"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/183018.183032"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/bxh103"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1361096.1361109"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061272"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1145\/1496909.1496921","article-title":"COTSon: Infrastructure for Full System Simulation","volume":"43","author":"argollo","year":"2009","journal-title":"ACM SIGOPS Operating Systems Review"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522340"},{"key":"ref6","article-title":"SimNow: Fast Platform Simulation Purely in Software","author":"bedicheck","year":"2004","journal-title":"Proc IEEE Symp High-Performance Chips (Hot Chips)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-7301-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642102"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/166962.166979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993508"},{"key":"ref46","doi-asserted-by":"crossref","DOI":"10.1109\/DATE.2003.1253667","article-title":"Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation","author":"qin","year":"2003","journal-title":"Design Automation and Test in Europe (DATE)"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/1176254.1176302"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997171"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2005.2"},{"year":"2015","key":"ref42","article-title":"Pin-A Dynamic Binary Instrumentation Tool. Online Webpage, 2012"},{"key":"ref41","volume":"ii","author":"peterson","year":"2008","journal-title":"The Architecture of Open Source Applications"},{"journal-title":"Online Webpage 2014","article-title":"PyPy","year":"2014","key":"ref44"},{"year":"2015","key":"ref43","article-title":"Pydgin Repository on GitHub. Online Webpage, 2015"}],"event":{"name":"2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2016,4,17]]},"location":"Uppsala, Sweden","end":{"date-parts":[[2016,4,19]]}},"container-title":["2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7480598\/7482062\/07482103.pdf?arnumber=7482103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T05:40:47Z","timestamp":1568007647000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7482103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":64,"URL":"https:\/\/doi.org\/10.1109\/ispass.2016.7482103","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}