{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,20]],"date-time":"2025-08-20T12:50:00Z","timestamp":1755694200480,"version":"3.41.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,4]]},"DOI":"10.1109\/ispass.2017.7975274","type":"proceedings-article","created":{"date-parts":[[2017,7,13]],"date-time":"2017-07-13T20:47:13Z","timestamp":1499978833000},"page":"97-108","source":"Crossref","is-referenced-by-count":6,"title":["Clone morphing: Creating new workload behavior from existing applications"],"prefix":"10.1109","author":[{"given":"Yipeng","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amro","family":"Awad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990669"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1240210"},{"key":"ref12","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01727-8","author":"eeckhout","year":"2010","journal-title":"Computer Architecture Performance Evaluation Methods"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302734"},{"key":"ref15","article-title":"The return of synthetic benchmarks","author":"joshi","year":"2008","journal-title":"2008 SPEC Benchmark Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1400112.1400115"},{"journal-title":"Proc of International Symposium on Workload Characterization (IISWC)","article-title":"Efficient power analysis using synthetic testcases","year":"2005","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452076"},{"key":"ref19","first-page":"1","article-title":"Automatic generation of miniaturized synthetic proxies for target applications to efficiently design multicore processors","volume":"99","author":"ganesan","year":"2013","journal-title":"IEEE Transactions on Computers"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835935"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346307"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169042"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2000.842273"},{"journal-title":"Memory Characterization of Workloads Using Instrumentation-Driven Simulation","year":"0","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953284"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref7","first-page":"111","article-title":"Improved automatic testcase synthesis for performance model validation","year":"2005","journal-title":"Proceedings of the 19th Annual international Conference on Supercomputing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658642"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620791"},{"key":"ref1","article-title":"Introduction to the hpc challenge benchmark suite","author":"luszczek","year":"2005","journal-title":"Tech Rep"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2012.6402908"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/2678373.2665691","article-title":"Synfull: Synthetic traffic models capturing cache coherent behaviour","author":"badr","year":"2014","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818971"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2017.7975273"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.36"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095815"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.2197\/ipsjtsldm.9.49"}],"event":{"name":"2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","start":{"date-parts":[[2017,4,24]]},"location":"Santa Rosa, CA, USA","end":{"date-parts":[[2017,4,25]]}},"container-title":["2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7965804\/7975258\/07975274.pdf?arnumber=7975274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,22]],"date-time":"2025-06-22T19:01:17Z","timestamp":1750618877000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7975274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/ispass.2017.7975274","relation":{},"subject":[],"published":{"date-parts":[[2017,4]]}}}