{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T06:06:18Z","timestamp":1779861978712,"version":"3.53.1"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,26]]},"DOI":"10.1109\/ispass69572.2026.00020","type":"proceedings-article","created":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T19:39:19Z","timestamp":1779824359000},"page":"104-114","source":"Crossref","is-referenced-by-count":0,"title":["Characterization of Coherent Data Movement in Scaled-Out Shared Memory Systems"],"prefix":"10.1109","author":[{"given":"Maryam","family":"Babaie","sequence":"first","affiliation":[{"name":"University of California,Computer Science Department,Davis,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Michael","family":"Miller","sequence":"additional","affiliation":[{"name":"Rambus Inc.,San Jose,CA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wendy","family":"Elsasser","sequence":"additional","affiliation":[{"name":"Rambus Inc.,San Jose,CA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steven","family":"Woo","sequence":"additional","affiliation":[{"name":"Rambus Inc.,San Jose,CA,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jason","family":"Lowe-Power","sequence":"additional","affiliation":[{"name":"University of California,Computer Science Department,Davis,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref2","article-title":"Jedec. high bandwidth memory dram (hbm3), jedec standard jesd238, jan 2022"},{"key":"ref3","article-title":"Cxl 3.1 presentation"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2209249.2209269"},{"key":"ref5","article-title":"Hpe superdome flex"},{"key":"ref6","article-title":"Server core counts going supernova by 2025","year":"2025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01733-9"},{"key":"ref8","article-title":"Computer architecture: a quantitative approach","author":"Hennessy","year":"2011"},{"key":"ref9","article-title":"Non-uniform memory access"},{"key":"ref10","article-title":"Intel\u00ae xeon\u00ae processor scalable family technical overview"},{"key":"ref11","article-title":"Intel Ultra Path Interconnect Version 2.0 (Intel UPI 2.0) Functional Description"},{"key":"ref12","article-title":"Engineering the Future of AI"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(95)00024-M"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.482307"},{"key":"ref15","first-page":"277","article-title":"Concordia: Distributed shared memory with {In-Network} cache coherence","volume-title":"19th USENIX Conference on File and Storage Technologies (FAST 21)","author":"Wang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522351"},{"key":"ref17","first-page":"457","article-title":"Heterogeneous system coherence for integrated cpu-gpu systems","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Power"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830821"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00054"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714550"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"ref22","article-title":"Coherence traffic in manycore processors with opaque distributed directories","author":"Kommrusch","year":"2020","journal-title":"arXiv preprint arXiv:2011.05422"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/158439.158907"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevE.80.021110"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/173682.165147"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807649"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"ref29","article-title":"Re-Architecting Power Systems for AI Racks","author":"Bojja","year":"2025","journal-title":"tutorial at Hot Chips"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00077"},{"key":"ref31","article-title":"Alphawave semi corporate presentation","year":"2024"},{"key":"ref32","article-title":"The gem5 simulator: Version 20.0+","author":"Lowe-Power et al","year":"2020"},{"key":"ref33","volume-title":"AMBA 5 CHI Architecture Specification, Arm Limited."},{"key":"ref34","article-title":"The gap benchmark suite","author":"Beamer","year":"2015","journal-title":"arXiv preprint arXiv:1508.03619"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref36","article-title":"CXL 4.0 specification overview","year":"2025"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3477132.3483550"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582063"},{"key":"ref39","article-title":"Toward cxl-native memory tiering via deviceside profiling","author":"Zhou","year":"2024","journal-title":"arXiv preprint arXiv:2403.18702"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3250407"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3606557.3606562"},{"key":"ref42","first-page":"462","article-title":"Asmdb: understanding and mitigating front-end stalls in warehouse-scale computers","volume-title":"Proceedings of the 46th International Symposium on Computer Architecture","author":"Ayers"}],"event":{"name":"2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2026,4,26]]},"end":{"date-parts":[[2026,4,28]]}},"container-title":["2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11527204\/11527232\/11527238.pdf?arnumber=11527238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T05:42:32Z","timestamp":1779860552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11527238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,26]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/ispass69572.2026.00020","relation":{},"subject":[],"published":{"date-parts":[[2026,4,26]]}}}