{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T15:53:23Z","timestamp":1782921203768,"version":"3.54.5"},"reference-count":36,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,26]]},"DOI":"10.1109\/ispass69572.2026.00029","type":"proceedings-article","created":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T19:39:19Z","timestamp":1779824359000},"page":"209-219","source":"Crossref","is-referenced-by-count":3,"title":["Cleaning up the Mess: Re-Evaluating the Real-System Modeling Accuracy of Ramulator 2.0"],"prefix":"10.1109","author":[{"given":"F. Nisa","family":"Bostanc\u0131","sequence":"first","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haocong","family":"Luo","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ataberk","family":"Olgun","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Maria","family":"Makeenkova","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geraldo F. de","family":"Oliveira","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A. Giray","family":"Ya\u011fl\u0131k\u00e7\u0131","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"SAFARI Research Group ETH,Zürich"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO61859.2024.00020"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2023.3333759"},{"key":"ref3","article-title":"DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO61859.2024.00020","article-title":"A Mess of Memory System Benchmarking, Simulation and Application Profiling","author":"Esmaili-Dokht","year":"2024"},{"key":"ref5","volume-title":"Memory systems for HPC and AI @BSC. Mess benchmark.","year":"2024"},{"key":"ref6","article-title":"Ramulator 2.0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/lca.2015.2414456"},{"key":"ref8","article-title":"Ramulator"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485963"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2017.135"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3240302.3240317"},{"key":"ref13","article-title":"JESD79-5C: DDR5 SDRAM Standard","year":"2024"},{"key":"ref14","year":"2025","journal-title":"JESD308B: DDR5 Unbuffered Dual Inline Memory Module (UDIMM) Common Standard"},{"key":"ref15","year":"2025","journal-title":"JESD305A: DDR5 Registered Dual Inline Memory Module (RDIMM) Common Standard"},{"key":"ref16","article-title":"Ramulator 2.0 - Mess benchmark"},{"key":"ref17","journal-title":"Cleaning up the Mess Source Code."},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref19","volume-title":"Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order","author":"Zuravleff","year":"1997"},{"key":"ref20","article-title":"DRAM-Aware Last-Level Cache Writeback: Reducing Write-Caused Interference in Memory Systems","volume-title":"Technical Report HPS-2010-002","author":"Lee","year":"2010"},{"key":"ref21","volume-title":"Memory systems for HPC and AI @BSC. Mess simulator.","year":"2025"},{"key":"ref22","article-title":"JESD79-4 DDR4 SDRAM standard","year":"2012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/S0048-7333(02)00095-1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-16-7487-7_7"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IMW61990.2025.11026935"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-16350-1_1"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3568350"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.01.009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref31","article-title":"Research Problems and Opportunities in Memory Systems","author":"Mutlu","year":"2014","journal-title":"SUPERFRI"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3088396"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927156"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474073"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3202350"},{"key":"ref36","article-title":"MemoryCentric Computing: Recent Advances in Processing-in-DRAM","author":"Mutlu","year":"2024","journal-title":"IEDM"}],"event":{"name":"2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2026,4,26]]},"end":{"date-parts":[[2026,4,28]]}},"container-title":["2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11527204\/11527232\/11527248.pdf?arnumber=11527248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T05:58:09Z","timestamp":1779861489000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11527248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,26]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/ispass69572.2026.00029","relation":{},"subject":[],"published":{"date-parts":[[2026,4,26]]}}}