{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T20:05:54Z","timestamp":1782417954810,"version":"3.54.5"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,26]]},"DOI":"10.1109\/ispass69572.2026.00035","type":"proceedings-article","created":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T19:39:19Z","timestamp":1779824359000},"page":"277-287","source":"Crossref","is-referenced-by-count":0,"title":["DyPNet-MSC: Dynamic Bandwidth Allocation in Photonic Network-on-Wafer GPU Architectures"],"prefix":"10.1109","author":[{"given":"Ziyue","family":"Zhang","sequence":"first","affiliation":[{"name":"Ghent University,Department of INTEC,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"SeyyedAghaei","sequence":"additional","affiliation":[{"name":"Ghent University,ELIS Department,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benyamin","family":"Eslami","sequence":"additional","affiliation":[{"name":"Washington State University,Department of EECS,USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xin","family":"Wang","sequence":"additional","affiliation":[{"name":"Ghent University,Department of INTEC,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gunther","family":"Roelkens","sequence":"additional","affiliation":[{"name":"Ghent University,Department of INTEC,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Didier","family":"Colle","sequence":"additional","affiliation":[{"name":"Ghent University,Department of INTEC,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mario","family":"Pickavet","sequence":"additional","affiliation":[{"name":"Ghent University,Department of INTEC,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[{"name":"Ghent University,ELIS Department,Belgium"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/SCW63240.2024.00184"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080231"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP52444.2021.9651977"},{"key":"ref4","article-title":"WSE-3 datasheet","author":"Systems","year":"2023"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2013.6704684"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/bs.semsem.2018.08.001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.559454"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS64960.2025.00033"},{"key":"ref11","article-title":"Intel Gaudi3 AI accelerator","year":"2025"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895631"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3452296.3472900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1364\/PRJ.545946"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3579371.3589349"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1364\/OFC.2025.W3F.1"},{"key":"ref18","article-title":"DeepBench: Benchmarking deep learning operations","author":"Narang","year":"2017"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/technologies10010016"},{"key":"ref20","article-title":"CUTLASS examples","author":"NVIDIA","year":"2024"},{"key":"ref21","article-title":"Nvidia RTX Blackwell GPU architecture","author":"NVIDIA","year":"2024"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3451532"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00042"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2018.2808258"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/GROUP4.2016.7739115"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s12045-023-1583-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00045"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/SCW63240.2024.00128"},{"key":"ref29","article-title":"Bandwidth reconfigurable optical switching architecture for CPU-GPU computing systems with shared memory","volume-title":"Optical Fiber Communication Conference.","author":"Sharma"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2024.3462351"},{"key":"ref31","article-title":"Aurora: Argonne\u2019s next-generation exascale supercomputer","volume-title":"Argonne National Lab.(ANL)","author":"Stevens"},{"key":"ref32","article-title":"Parboil: A revised benchmark suite for scientific and commercial throughput computing","volume-title":"Center for Reliable and High-Performance Computing, University of Illinois at Urbana-Champaign","author":"Stratton","year":"2012"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HCS61935.2024.10665247"},{"key":"ref34","article-title":"Mission Apollo: Landing optical circuit switching at datacenter scale","author":"Urata","year":"2022","journal-title":"arXiv preprint arXiv:2208.10041"},{"key":"ref35","article-title":"Intel Shows OCI Optical I\/O Chiplet Copackaged with CPU at OFC2024, Enabling Explosive AI Scaling","author":"Urricariet"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2976067"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2025.3556524"},{"key":"ref38","article-title":"NVIDIA NVLink","author":"WikiChip","year":"2025"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3725798.3725800"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3629521"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3237927"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1364\/JOCN.474187"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2025.3539231"}],"event":{"name":"2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2026,4,26]]},"end":{"date-parts":[[2026,4,28]]}},"container-title":["2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11527204\/11527232\/11527298.pdf?arnumber=11527298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T19:42:38Z","timestamp":1782416558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11527298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,26]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/ispass69572.2026.00035","relation":{},"subject":[],"published":{"date-parts":[[2026,4,26]]}}}