{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T06:05:52Z","timestamp":1779861952906,"version":"3.53.1"},"reference-count":41,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,4,26]],"date-time":"2026-04-26T00:00:00Z","timestamp":1777161600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,4,26]]},"DOI":"10.1109\/ispass69572.2026.00036","type":"proceedings-article","created":{"date-parts":[[2026,5,26]],"date-time":"2026-05-26T19:39:19Z","timestamp":1779824359000},"page":"288-298","source":"Crossref","is-referenced-by-count":0,"title":["Understanding the Performance Implications of Oblivious RAM (ORAM)"],"prefix":"10.1109","author":[{"given":"Biniyam","family":"Tiruye","sequence":"first","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sitota","family":"Mersha","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kalab","family":"Assefa","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Samuel","family":"Owens","sequence":"additional","affiliation":[{"name":"Lafayette College"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lauren","family":"Biernacki","sequence":"additional","affiliation":[{"name":"Lafayette College"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Todd","family":"Austin","sequence":"additional","affiliation":[{"name":"University of Michigan"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1155\/2018\/2138147"},{"key":"ref2","article-title":"Cache-timing attacks on AES","author":"Bernstein","year":"2005"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00014"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SEED51797.2021.00026"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00027"},{"key":"ref6","article-title":"Software Grand Exposure: SGX Cache Attacks are Practical","volume-title":"Proceedings of the 11th USENIX Workshop on Offensive Technologies (WOOT)","author":"Brasser"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3363219"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2019.23320"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.14778\/2994509.2994528"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354226"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-49099-0_6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133967"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2382536.2382540"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.58"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28416"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/233551.233553"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611973099.14"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.3390\/cryptography3010010"},{"key":"ref19","first-page":"491","article-title":"S3ORAM: A Computation-Efficient and Constant Client Bandwidth Blowup ORAM with Shamir Secret Sharing","volume-title":"Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security (CCS)","author":"Hoang"},{"key":"ref20","article-title":"Intel\u00ae VTune\u2122 Profiler"},{"key":"ref21","article-title":"Access Pattern Disclosure on Searchable Encryption: Ramification, Attack and Mitigation","volume-title":"Proceedings of the 2012 Network and Distributed Systems Security Symposium (NDSS)","author":"Islam"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref25","article-title":"Cache Missing for Fun and Profit","author":"Percival","year":"2005"},{"key":"ref26","first-page":"415","article-title":"Constants Count: Practical Improvements to Oblivious RAM","volume-title":"Proceedings of the 24th USENIX Security Symposium","author":"Ren"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2017.2687463"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134051"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2018.23239"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2995306.2995307"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3177872"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.25"},{"key":"ref33","article-title":"Towards Practical Oblivious RAM","volume-title":"Proceedings of the 2012 Network and Distributed System Security Symposium (NDSS)","author":"Stefanov"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2025.3576438"},{"key":"ref35","first-page":"991","article-title":"Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution","volume-title":"Proceedings of the 27th USENIX Security Symposium","author":"Bulck"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813634"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660365"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SP54263.2024.00261"},{"key":"ref39","first-page":"719","article-title":"FLUSH+RELOAD: A High Resolution, Low Noise, L3 Cache Side-Channel Attack","volume-title":"Proceedings of the 23rd USENIX Security Symposium","author":"Yarom"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.21"}],"event":{"name":"2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2026,4,26]]},"end":{"date-parts":[[2026,4,28]]}},"container-title":["2026 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11527204\/11527232\/11527246.pdf?arnumber=11527246","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T05:40:09Z","timestamp":1779860409000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11527246\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,4,26]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/ispass69572.2026.00036","relation":{},"subject":[],"published":{"date-parts":[[2026,4,26]]}}}