{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,5]],"date-time":"2025-10-05T19:53:42Z","timestamp":1759694022985},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/isqed.2003.1194700","type":"proceedings-article","created":{"date-parts":[[2005,4,12]],"date-time":"2005-04-12T10:25:04Z","timestamp":1113301504000},"page":"15-17","source":"Crossref","is-referenced-by-count":1,"title":["Is quality a design constraint for sub 100nm designs?"],"prefix":"10.1109","author":[{"given":"S.","family":"Ohr","sequence":"first","affiliation":[]},{"given":"P.","family":"Chatterjee","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","start":{"date-parts":[[2003,3,24]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2003,3,26]]}},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194700.pdf?arnumber=1194700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:58:59Z","timestamp":1489427939000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194700","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}