{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:56:07Z","timestamp":1725436567593},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194709","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"55-60","source":"Crossref","is-referenced-by-count":0,"title":["Comparative assessment of adaptive body-bias SOI pass-transistor logic"],"prefix":"10.1109","author":[{"family":"Geun Rae Cho","sequence":"first","affiliation":[]},{"family":"Tom Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2000.892786"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/55.585343"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.736659"},{"key":"ref5","article-title":"A 0.5V 200MHz 1-Stage 32b ALU using a Body Bias Controlled SOI Pass-Gate Logic","author":"fuse","year":"1999","journal-title":"1997 IEEE International Solid-State Circuit Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.839922"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/MWSCAS.2000.952851","article-title":"A Novel Low-Voltage Silicon-On-Insulator (SOI) CMOS Complementary Pass-Transistor Logic (CPL) Circuit using Asymetrical Dynamic Threshold Pass-Transistor (ADTPT) Technique","author":"wang","year":"2000","journal-title":"Proc 43rd IEEE Midwest Symp Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.556151"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383301"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","acronym":"ISQED-03","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194709.pdf?arnumber=1194709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:25:41Z","timestamp":1497587141000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194709","relation":{},"subject":[]}}