{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T17:09:30Z","timestamp":1742404170990,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194721","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"131-137","source":"Crossref","is-referenced-by-count":0,"title":["New DFM approach abstracts altPSM lithography requirements for sub-100 nm IC design domains"],"prefix":"10.1109","author":[{"given":"P.","family":"Ghosh","sequence":"first","affiliation":[]},{"family":"Chung-Shin Kang","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sanie","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pinto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Performance Optimization of the Double Exposure Alternating PSM for sub-100nm ICs","volume":"4564","author":"vandenberghe","year":"0","journal-title":"Proc SPIE 2001"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/T-ED.1982.21037"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1117\/12.474582"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/378239.378346"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/299996.300035"},{"key":"ref8","first-page":"121","article-title":"Optical Phase Conflict Removal for Layout of Dark Field Alternating Phase Shift Masks","author":"berman","year":"1999","journal-title":"Proc Intern Symp on Physical Design"},{"key":"ref7","article-title":"Enabling Alternating Phase Shift Mask Design for a full Logic Gate Level: Design Rules and Design Rule Checking","author":"liebmann","year":"2001","journal-title":"Design Automation Conference"},{"key":"ref2","article-title":"A practical approach to control full chip level gate CD in DUV lithography","volume":"3334","author":"park","year":"1998","journal-title":"SPIE"},{"year":"1999","author":"wang","journal-title":"Phase Shifting Circuit Manufacture Method and Apparatus","key":"ref9"},{"year":"1999","journal-title":"ITRS","key":"ref1"}],"event":{"acronym":"ISQED-03","name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194721.pdf?arnumber=1194721","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:36:01Z","timestamp":1489426561000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194721\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194721","relation":{},"subject":[]}}