{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:44:10Z","timestamp":1742633050339},"reference-count":36,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194724","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"153-158","source":"Crossref","is-referenced-by-count":2,"title":["Design considerations of scaled sub-0.1 \u03bcm PD\/SOI CMOS circuits"],"prefix":"10.1109","author":[{"given":"C.T.","family":"Chuang","sequence":"first","affiliation":[]},{"given":"R.V.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Puri","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912567"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2002.1015382"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1995.520849"},{"key":"ref30","first-page":"51","article-title":"Thermal conductivity model for thin silicon-on-insulator layers at high temperatures","author":"ashegi","year":"2002","journal-title":"Proc IEEE Int'l SOI Conf"},{"key":"ref36","first-page":"17","article-title":"Performance assessment of scaled strained-Si channel-on-insulator (SSOI) CMOS de-vice\/circuit","author":"kim","year":"2002","journal-title":"Proc IEEE Int'l SOI Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2001.934945"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2002.1015406"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/55.511585"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650412"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1998.723141"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1999.786054"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1998.723132"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313931"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.957983"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1999.819848"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810707"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.957970"},{"key":"ref28","first-page":"140","article-title":"Tendency of full depletion due to gate tunneling current","author":"wan","year":"2002","journal-title":"Proc IEEE Int'l SOI Conf"},{"key":"ref4","first-page":"430","article-title":"A 580MHz RISC microprocessor in SOI","author":"canada","year":"1999","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2001.934954"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.663545"},{"key":"ref6","first-page":"709","article-title":"SOI digital CMOS VLSI - a design perspective","author":"chuang","year":"1999","journal-title":"Proc 36th Design Automation Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-7091-6244-6_53"},{"key":"ref5","first-page":"438","article-title":"A 0.20 µm 1.8 V SOI 550MHz 64b PowerPC microprocessor with Cu interconnects","author":"allen","year":"1999","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.913737"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1999.819861"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1997.614911"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SOIC.2001.958023"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.604080"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2002.1044475"},{"key":"ref22","first-page":"403","article-title":"Scalability of SOI technology into 0.13 µm 1.2 V CMOS generation","author":"leobandung","year":"1998","journal-title":"Tech Digest IEDM"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/IEDM.2000.904299","article-title":"Controlling floating-body effects for 0.13 µm and 0.10 µm SOI CMOS","author":"fung","year":"2000","journal-title":"Tech Digest IEDM"},{"key":"ref24","first-page":"198","article-title":"Modeling gate and substrate currents due to conduction- and valance-band electron and hole tunneling","author":"lee","year":"2000","journal-title":"Dig of Tech Papers Symp VLSI Technology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2000.852814"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2002.1044444"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2001.C-5-4"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","acronym":"ISQED-03","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194724.pdf?arnumber=1194724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:25:41Z","timestamp":1497587141000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194724","relation":{},"subject":[]}}